共 19 条
[7]
Kerneltron: Support vector "machine" in silicon
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
2003, 14 (05)
:1426-1434
[8]
Charge-mode parallel architecture for vector-matrix multiplication
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
2001, 48 (10)
:930-936