NAND Flash Aware Data Management System for High-Speed SSDs by Garbage Collection Overhead Suppression

被引:0
作者
Soga, Ayumi [1 ]
Sun, Chao [1 ]
Takeuchi, Ken [1 ]
机构
[1] Chuo Univ, Tokyo 112, Japan
来源
2014 IEEE 6TH INTERNATIONAL MEMORY WORKSHOP (IMW) | 2014年
关键词
NAND flash memory; Solid-state drive; Flash translation layer; Garbage collection; MEMORY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Solid-state drives (SSDs) are replacing hard disk drives (HDDs) in many applications. However, SSD is slow in write performance due to the "erase-before-write" characteristics. The performance bottleneck lies in the garbage collection (GC) operation in which all the valid pages have to be copied from the erasing block to a new block This paper proposes a NAND flash aware data management system to improve the SSD performance by minimizing the GC overhead. The newly introduced intermediate layer called LBA scrambler is inserted between the file system (operating system) and the flash translation layer (FTL). The proposed LBA scrambler interacts with the FTL and intelligently recognizes the fragmentation inside the NAND flash. By actively writing new data to the fragmented pages in the next erase target block, the required copied page number during GC can be minimized As a result, 4-times SSD performance improvement, 60% energy consumption reduction and 55% endurance enhancement are achieved.
引用
收藏
页数:4
相关论文
共 9 条
[1]  
Jian Hu, 2012, 2012 IEEE 7th International Conference on Networking, Architecture, and Storage (NAS), P134, DOI 10.1109/NAS.2012.22
[2]   BAGC: Buffer-Aware Garbage Collection for Flash-Based Storage Systems [J].
Lee, Sungjin ;
Shin, Dongkun ;
Kim, Jihong .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (11) :2141-2154
[3]  
Lin WC, 2012, INT CONF AWARE SCI, P117
[4]  
Miyaji K., 2013, SSDM, P130
[5]  
Qin Z., 2011, IEEE ACM DAC JUN, P17
[6]  
Sun C, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P64, DOI 10.1109/IMW.2013.6582099
[7]   A 56-nm CMOS 99-mm2 8-Gb multi-level NAND flash memory with 10-MB/s program throughput [J].
Takeuchi, Ken ;
Kameda, Yasushi ;
Fujimura, Susumu ;
Otake, Hiroyuki ;
Hosono, Koji ;
Shiga, Hitoshi ;
Watanabe, Yoshihisa ;
Futatsuyama, Takuya ;
Shindo, Yoshihiko ;
Kojima, Masatsugu ;
Iwai, Makoto ;
Shirakawa, Masanobu ;
Ichige, Masayuki ;
Hatakeyama, Kazuo ;
Tanaka, Shinichi ;
Kamei, Teruhiko ;
Fu, Jia-Yi ;
Cernea, Adi ;
Li, Yan ;
Higashitani, Masaaki ;
Hemink, Gertjan ;
Sato, Shinji ;
Oowada, Ken ;
Lee, Shih-Chung ;
Hayashida, Naoki ;
Wan, Jun ;
Lutze, Jeffrey ;
Tsao, Shouchang ;
Mofidi, Mehrdad ;
Sakurai, Kiyofumi ;
Tokiwa, Naoya ;
Waki, Hiroko ;
Nozawa, Yasumitsu ;
Kanazawa, Kazuhisa ;
Ohshima, Shigeo .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (01) :219-232
[8]   Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD) [J].
Takeuchi, Ken .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) :1227-1234
[9]  
Tsao C. W., 2013, IEEE ACM DAC MAY