Mechanisms of Electromigration under AC and Pulsed-DC Stress in Cu/Low-k Dual Damascene Interconnects

被引：0
|
作者：
Lin, M. H. [1 ]
Oates, A. S. [1 ]
机构：
[1] Taiwan Semicond Mfg Co Ltd, 168,Pk Ave 2, Hsinchu 30077, Taiwan
来源：
2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2015年
关键词：
AC Elecromigration; pulse DC; Copper; low-k; RELIABILITY; FAILURE; CAP;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We examine electromigration mass transport under pulsed-DC (PDC) and AC conditions by measuring the Cu drift velocity. We observed drift velocities that are constant as a function of duty ratio, confirm that there is no recovery of electromigration damage during current reversal, or off-cycles. Failure time distributions under PDC conditions can be accurately modeled by a void growth mechanism with an effective current density given by the average of the waveform.
引用
收藏
页数：6
相关论文
共 28 条
  • [21] Synchrotron measurement of the effect of linewidth scaling on stress in advanced Cu/Low-k interconnects
    Wilson, Christopher J.
    Croes, Kristof
    Zhao, Chao
    Metzger, Till H.
    Zhao, Larry
    Beyer, Gerald P.
    Horsfall, Alton B.
    O'Neill, Anthony G.
    Tokei, Zsolt
    JOURNAL OF APPLIED PHYSICS, 2009, 106 (05)
  • [22] TEM Investigation of Time-Dependent Dielectric Breakdown Mechanisms in Cu/Low-k Interconnects
    Liao, Z.
    Gall, M.
    Yeap, K. B.
    Sander, C.
    Clausner, A.
    Muehle, U.
    Gluch, J.
    Standke, Y.
    Rosenkranz, R.
    Aubel, O.
    Hauschildt, M.
    Zschech, E.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) : 455 - 460
  • [23] Mechanical property control of low-k dielectrics for diminishing chemical mechanical polishing (CMP)-related defects in Cu-damascene interconnects
    Hijioka, K
    Ito, F
    Tagami, M
    Ohtake, H
    Harada, Y
    Takeuchi, T
    Saito, S
    Hayashi, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 1807 - 1812
  • [24] Effective Cu surface pre-treatment for high-reliable 22 nm-node Cu dual damascene interconnects with high plasma resistant ultra low-k dielectric (k=2.2)
    Ito, F.
    Shobha, H.
    Tagami, M.
    Nogami, T.
    Cohen, S.
    Ostrovski, Y.
    Molis, S.
    Maloney, K.
    Femiak, J.
    Protzman, J.
    Pinto, T.
    Ryan, E. T.
    Madan, A.
    Hu, C. -K.
    Spooner, T.
    MICROELECTRONIC ENGINEERING, 2012, 92 : 62 - 66
  • [25] Time and Temperature Dependence of Early Stage Stress-Induced-Voiding in Cu/Low-k interconnects
    Croes, K.
    Wilson, C. J.
    Lofrano, M.
    Travaly, Y.
    De Roest, D.
    Tokei, Zs
    Beyer, G. P.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 457 - +
  • [26] A new direct low-k/Cu dual damascene (DD) contact lines for low-loss (LL) CMOS device platforms
    Kawahara, J.
    Ueki, M.
    Tagami, M.
    Yako, K.
    Yamamoto, H.
    Ito, F.
    Nagase, H.
    Saito, S.
    Furutake, N.
    Onodera, T.
    Takeuchi, T.
    Nakamura, H.
    Arita, K.
    Motoyama, K.
    Nakazawa, E.
    Fujii, K.
    Sekine, M.
    Okada, N.
    Hayashi, Y.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 81 - +
  • [27] Study of the effect of dielectric porosity on the stress in advanced Cu/low-k interconnects using x-ray diffraction
    Wilson, C. J.
    Zhao, C.
    Zhao, L.
    Metzger, T. H.
    Tokei, Zs.
    Croes, K.
    Pantouvaki, M.
    Beyer, G. P.
    Horsfall, A. B.
    O'Neill, A. G.
    APPLIED PHYSICS LETTERS, 2009, 94 (18)
  • [28] Investigating The Electro-Thermal Origin Of Breakdown In Low-K/Cu Dielectrics Under Short Duration Over Stressed Pulsed Regime
    Chatterjee, Amitabh
    Brewer, Forrest
    Lee, S. C.
    Oates, A. S.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 932 - 937
123