TOWARDS A UNIQUE FPGA-BASED IDENTIFICATION CIRCUIT USING PROCESS VARIATIONS

被引：23
|
作者：
Yu, H. [1 ]
Leong, P. H. W. [1 ]
Hinkelmann, H. [2 ]
Moller, L. [2 ]
Glesner, M. [2 ]
Zipf, P. [3 ]
机构：
[1] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China
[2] Tech Univ Darmstadt, Inst Microelect Syst, Darmstadt, Germany
[3] Univ Kassel, Digital Technol Lab, Kassel, Germany
来源：
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS | 2009年
关键词：
D O I：
10.1109/FPL.2009.5272255
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
A compact chip identification (ID) circuit with improved reliability is presented. Ring oscillators are used to measure the spatial process variation and the ID is based on their relative speeds. A novel averaging and postprocessing scheme is employed to accurately determine the faster of two similar-frequency ring oscillators in the presence of noise. Using this scheme, the average number of unstable bits i.e. bits which can change in value between readings, measured on an FPGA is shown to be reduced from 5.3% to 0.9% at 20 degrees C. Within the range 20 - 60 degrees C, the percentage of unstable bits is within 2.8%. An analysis of the effectiveness of the scheme and the distribution of the errors is given over different temperature ranges and FPGA chips.
引用
收藏
页码：397 / +
页数：2
相关论文
共 50 条
  • [1] Towards Cognitive Networking Using FPGA-Based Acceleration
    Lent, Ricardo
    IEEE JOURNAL OF RADIO FREQUENCY IDENTIFICATION, 2021, 5 (03): : 222 - 231
  • [2] FPGA-Based Track Circuit for Railways Using Transmission Encoding
    Hernandez, Alvaro
    Carmen Perez, Ma
    Jesus Garcia, Juan
    Jimenez, Ana
    Carlos Garcia, Juan
    Espinosa, Felipe
    Mazo, Manuel
    Urena, Jesus
    IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2012, 13 (02) : 437 - 448
  • [3] An FPGA-Based Divider Circuit Using Simulated Annealing Algorithm
    Sworna, Zarrin Tasnim
    Ul Haque, Mubin
    Rahman, Shahedur
    2018 18TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2018, : 241 - 246
  • [4] Parallel Protein Identification Using an FPGA-Based Solution
    Casasopra, Fabiola
    Bianchi, Gea
    Durelli, Gianluca C.
    Santambrogio, Marco D.
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 295 - 299
  • [5] An FPGA-based quantum circuit emulation framework using heisenberg representation
    Lee, Y. H.
    Khalil-Hani, M.
    Marsono, M. N.
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2018, 16 (06)
  • [6] FPGA-Based Design on PID Control Circuit
    Ren, Wenping
    Jia, Zan
    Li, Peng
    Chen, Zhijian
    15TH CONFERENCE ON THE WIRELESS ACROSS THE TAIWAN STRAITS, PROCEEDINGS, 2010, : 266 - 268
  • [7] FPGA-based hash circuit synthesis with evolutionary algorithms
    Damiani, E
    Liberali, V
    Tettamanzi, AGB
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (09) : 1888 - 1896
  • [8] FPGA-based hash circuit synthesis with evolutionary algorithms
    Damiani, Ernesto
    Liberali, Valentino
    Tettamanzi, Andrea G. B.
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 1999, E83-A (09): : 1888 - 1896
  • [9] Efficient FPGA-Based Design and Realization of Squaring Circuit
    Yu, Zhihua
    Zhang, Xingming
    Wang, Xingmao
    Gong, Yangyang
    PROCEEDINGS OF 2013 IEEE 4TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2012, : 430 - 433
  • [10] FPGA-based high resolution DPWM control circuit
    Song Hu
    Jiang Naiti
    Hu Shanshan
    Li Hongtao
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2018, 29 (06) : 1136 - 1141
12345