TOWARDS A UNIQUE FPGA-BASED IDENTIFICATION CIRCUIT USING PROCESS VARIATIONS

被引:25
作者
Yu, H. [1 ]
Leong, P. H. W. [1 ]
Hinkelmann, H. [2 ]
Moller, L. [2 ]
Glesner, M. [2 ]
Zipf, P. [3 ]
机构
[1] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China
[2] Tech Univ Darmstadt, Inst Microelect Syst, Darmstadt, Germany
[3] Univ Kassel, Digital Technol Lab, Kassel, Germany
来源
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS | 2009年
关键词
D O I
10.1109/FPL.2009.5272255
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A compact chip identification (ID) circuit with improved reliability is presented. Ring oscillators are used to measure the spatial process variation and the ID is based on their relative speeds. A novel averaging and postprocessing scheme is employed to accurately determine the faster of two similar-frequency ring oscillators in the presence of noise. Using this scheme, the average number of unstable bits i.e. bits which can change in value between readings, measured on an FPGA is shown to be reduced from 5.3% to 0.9% at 20 degrees C. Within the range 20 - 60 degrees C, the percentage of unstable bits is within 2.8%. An analysis of the effectiveness of the scheme and the distribution of the errors is given over different temperature ranges and FPGA chips.
引用
收藏
页码:397 / +
页数:2
相关论文
共 8 条
[1]   ASYMPTOTIC THEORY OF CERTAIN GOODNESS OF FIT CRITERIA BASED ON STOCHASTIC PROCESSES [J].
ANDERSON, TW ;
DARLING, DA .
ANNALS OF MATHEMATICAL STATISTICS, 1952, 23 (02) :193-212
[2]  
Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
[3]  
Hastings A., 2001, The Art of Analog Layout, Vfirst
[4]  
Lofstrom K., 2000, INT SOLID STATE CIRC, P372
[5]   Within-die delay variability in 90nm FPGAs and beyond [J].
Sedcole, Pete ;
Cheung, Peter Y. K. .
2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, :97-+
[6]   A digital 1.6 pJ/bit chip identification circuit using process variations [J].
Su, Ying ;
Holleman, Jeremy ;
Otis, Brian P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) :69-77
[7]   Physical unclonable functions for device authentication and secret key generation [J].
Suh, G. Edward ;
Devadas, Srinivas .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :9-+
[8]  
TELIKEPALLI A, 2003, IS YOUR FPGA DESIGN