Cost-aware synthesis of asynchronous circuits based on partial acknowledgement

被引：0

作者：

Zhou, Yu ^{[1
]}

Sokolov, Danil ^{[1
]}

Yakovlev, Alex ^{[1
]}

机构：

[1] Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England

来源：

IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Designing asynchronous circuits by reusing existing synchronous tools has become a promising solution to the problem of poor CAD support in asynchronous world. A straightforward way is to structurally map the gates in a synchronous netlist to their functionally equivalent modules which use delay-insensitive codes. Different trade-offs exist in previous methods between the overheads of the implementations and their robustness. The aim of this paper is to optimise the area of asynchronous circuits using partial acknowledgement concept. We employ this concept in two design flows, which are implemented in a software tool to evaluate the efficiency of the method. The benchmark results show the average reduction in area by 28% and in the number of inter-functional module wires that require timing verification by 67%, compared to NCL-X.

引用

页码：326 / +

页数：2

共 21 条

[1] [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
[2] CHU TA, 1987, THESIS MIT
[3] Fant K. M., 2005, LOGICALLY DETERMINED
[4] NULL Convention Logic(TM): A complete and consistent logic for asynchronous digital circuit synthesis
Fant, KM
Brandt, SA
[J]. INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 261 - 273
[5] Hachtel G., 1996, LOGIC SYNTHESIS VERI
[6] HELLER LG, 1984, ISSCC, P16
[7] Jeong CJ, 2006, INT SYMP ASYNCHRON C, P128
[8] Design of asynchronous circuits using synchronous CAD tools
Kondratyev, A
Lwin, K
[J]. IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (04): : 107 - 117
[9] Ligthart M., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P114, DOI 10.1109/ASYNC.2000.836983
[10] MARTIN AJ, 1992, FORM METHOD SYST DES, V1, P119

← 1 2 3 →