A frequency-translating hybrid architecture for wide-band analog-to-digital converters

被引:23
作者
Mazlouman, Shahrzad Jalah [1 ]
Mirabbasi, Shahriar [1 ]
机构
[1] Univ British Columbia, Elect & Comp Engn Dept, Vancouver, BC V6T 1Z4, Canada
关键词
analog-to-digital conversion; multi-rate signal processing; parallel analog-to-digital converter (ADC) structure; wide-band;
D O I
10.1109/TCSII.2007.893734
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A parallel architecture for high-bandwidth analog-to-digital conversion is presented. The proposed architecture uses frequency translation along with multi-rate signal processing to digitize a wide-band continuous-time analog signal through an array of identical narrowband analog-to-digital converters (ADCs). The basic idea behind this structure is to decompose the input signal into smaller frequency (channels). Each channel is composed of a two-path system that includes mixers, identical low-pass filters and identical baseband ADCs. The signal in each two-path channel is sampled and digitized into narrowband quadrature signals. After digitizing the signal in each channel, the low-rate subband samples are upconverted back to their respective center frequencies, then filtered and combined to reconstruct the digital representation of the original wide-band input signal. The digital filters are designed to minimize the reconstruction error. The effects of some major nonidealities are discussed. Several simulation results are also presented to demonstrate the performance of,the system.
引用
收藏
页码:576 / 580
页数:5
相关论文
共 17 条
[1]  
[Anonymous], IEEE ISSCC
[2]   TIME INTERLEAVED CONVERTER ARRAYS [J].
BLACK, WC ;
HODGES, DA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) :1022-1029
[3]   A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR [J].
Brooks, TL ;
Robertson, DH ;
Kelly, DF ;
DelMuro, A ;
Harston, SW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :1896-1906
[4]   A 6-b 1.3-Gsample/s A/D converter in 0.35-μm CMOS [J].
Choi, M ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) :1847-1858
[5]  
Ding G, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, P857
[6]   Delta-sigma modulator based A/D conversion without oversampling [J].
Galton, I ;
Jensen, HT .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :773-784
[7]   Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter [J].
Jamal, SM ;
Fu, DH ;
Singh, MP ;
Hurst, PJ ;
Lewis, SH .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) :130-139
[8]   Time-interleaved oversampling A/D converters: Theory and practice [J].
KhoiniPoorfard, R ;
Lim, LB ;
Johns, DA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (08) :634-645
[9]  
KYONGSU L, 2005, IEEE INT SOL STAT CI, P336
[10]   A 40-GHz-bandwidth, 4-bit, time-interleaved A/D converter using photoconductive sampling [J].
Nathawad, LY ;
Urata, R ;
Wooley, BA ;
Miller, DAB .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2021-2030