共 9 条
[1]
Ghosh A., 2015, COMP COMM CONTR INF, P1, DOI [10.1109/C3IT.2015.7060138, DOI 10.1109/C3IT.2015.7060138]
[3]
Design and Simulation of Single Electron Threshold Logic Gate based Programmable Logic Array
[J].
FIRST INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE: MODELING TECHNIQUES AND APPLICATIONS (CIMTA) 2013,
2013, 10
:866-874
[4]
Khatun F., 2013, INT J COMPUTER SCI, V10
[5]
A linear threshold gate implementation in single electron technology
[J].
IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS,
2001,
:93-98
[6]
LAGEWEG C, 2003, P IFIP INT C VER LAR, P258
[9]
Yelekar P. R., 2011, IJCA P 2 NAT C INF C, P5