Low complexity semi-systolic multiplication architecture over GF(2m)

被引：6
作者：
Choi, Se-Hyu [1 ]
Lee, Keon-Jik [1 ]
机构：
[1] Kyungpook Natl Univ, Sch Architectural Civil Environm & Energy Engn, Taegu 702701, South Korea
来源：
IEICE ELECTRONICS EXPRESS | 2014年 / 11卷 / 20期
关键词：
modular multiplication; finite field arithmetic; systolic array; CONCURRENT ERROR-DETECTION; POLYNOMIAL BASIS MULTIPLIER;
D O I：
10.1587/elex.11.20140713
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a semi-systolic Montgomery multiplier based on the redundant basis representation of the finite field elements. The proposed multiplier has less hardware and time complexities compared to related multipliers. We also propose a serial systolic Montgomery multiplier that can be applied well in space-limited hardware. Furthermore, a simple inversion based on the proposed scheme is presented.
引用
收藏
页数：6
相关论文
共 50 条
  • [11] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Chiou-Yng Lee
    Chin-Chin Chen
    Yuan-Ho Chen
    Erl-Huei Lu
    2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 1160 - 1165
  • [12] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Lee, Chiou-Yng
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 106 - 112
  • [13] Unified Digit Serial Systolic Montgomery Multiplication Architecture for Special Classes of Polynomials over GF(2m)
    Talapatra, Somsubhra
    Rahaman, Hafizur
    Saha, Samir K.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 427 - 432
  • [14] Polynomial Basis Multiplication over GF(2m)
    Serdar S. Erdem
    Tuğrul Yanık
    Çetin K. Koç
    Acta Applicandae Mathematica, 2006, 93 : 33 - 55
  • [15] Polynomial basis multiplication over GF(2m)
    Erdem, Serdar S.
    Yamk, Tugrul
    Koc, Cetin K.
    ACTA APPLICANDAE MATHEMATICAE, 2006, 93 (1-3) : 33 - 55
  • [16] Concurrent error detection in Montgomery multiplication over GF(2m)
    Chiou, CW
    Lee, CY
    Deng, AW
    Lin, JM
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (02) : 566 - 574
  • [17] Efficient systolic modular multiplier/squarer for fast exponentiation over GF(2m)
    Choi, Se-Hyu
    Lee, Keon-Jik
    IEICE ELECTRONICS EXPRESS, 2015, 12 (11):
  • [18] Bit-Parallel Systolic Architecture for AB and AB2 Multiplications over GF(2m)
    Kim K.-W.
    IEICE Transactions on Electronics, 2022, E105.C (05) : 203 - 206
  • [19] Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of GF(2m)
    Talapatra, Somsubhra
    Rahaman, Hafizur
    Mathew, Jimson
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 847 - 852
  • [20] Area efficient systolic Multiplier for GF(2m)
    Kim, HS
    Kim, YK
    Yoo, KY
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 687 - 691
12345