A low-power video motion estimation array processor

被引：5
作者：
Yeh, GK [1 ]
Lu, YW [1 ]
Burr, JB [1 ]
机构：
[1] STANFORD UNIV,SPACE TELECOMMUN & RADIOSCI LAB,STANFORD,CA 94305
来源：
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
10.1109/VLSIC.1996.507755
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：162 / 163
页数：2
相关论文
共 50 条
[21]   Image: A low cost, low power video processor for high quality motion estimation in MPEG-2 encoding [J].
Mombers, F ;
Gumm, M ;
Stephanie, D ;
Garino, P ;
Mlynek, D .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) :774-783
[22]   A low power video processor [J].
Zangi, U ;
Ginosar, R .
1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, :136-138
[23]   Low-power video decoding on a variable voltage processor for mobile multimedia applications [J].
Lee, S .
ETRI JOURNAL, 2005, 27 (05) :504-510
[24]   Low-Power Mobile Processor Design for Full-HD Video Coding [J].
Kimura, Motoki ;
Iwata, Kenichi ;
Mochizuki, Seiji ;
Ueda, Hiroshi ;
Hashimoto, Ryoji ;
Hatae, Hiroshi ;
Watanabe, Hiromi .
IDW'10: PROCEEDINGS OF THE 17TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2010, :2161-2164
[25]   Low-Power Architectures for Compressed Domain Video Coding Co-Processor [J].
Chen, Jie ;
Liu, K. J. Ray .
IEEE TRANSACTIONS ON MULTIMEDIA, 2000, 2 (02) :111-128
[26]   Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems [J].
Saponara, S ;
Fanucci, L .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (01) :51-59
[27]   Algorithmic and architectural co-design of a motion-estimation engine for low-power video devices [J].
De Vleeschouwer, C ;
Nilsson, T ;
Denolf, K ;
Bormans, J .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (12) :1093-1105
[28]   A Low-Power Memory Architecture with Application-Aware Power Management for Motion & Disparity Estimation in Multiview Video Coding [J].
Zatt, Bruno ;
Shafique, Muhammad ;
Bampi, Sergio ;
Henkel, Joerg .
2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, :40-47
[29]   A LOW-POWER PLA FOR A SIGNAL PROCESSOR [J].
LINZ, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) :107-115
[30]   A low power block-matching analog motion estimation processor [J].
Panovic, M ;
Demosthenous, A .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :4827-4830
12345