Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing

被引：8
作者：
Lopich, Alexey [1 ]
Dudek, Piotr [1 ]
机构：
[1] Univ Manchester, Sch Elect & Elect Engn, Manchester, Lancs, England
来源：
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
基金：
英国工程与自然科学研究理事会;
关键词：
D O I：
10.1109/ISCAS.2006.1693410
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a new architecture for a cellular processor array integrated circuit, which operates in both discrete- and continuous-time domains. Asynchronous propagation networks, enabling trigger-wave operations, distance transform calculation, and long-distance inter-processor communication, are embedded in an SIMD processor array. The proposed approach results in an architecture that is efficient in implementing both local and global image processing algorithms.
引用
收藏
页码：3618 / +
页数：2
相关论文
共 50 条
  • [11] IMAGE-PROCESSING WITH AN ARRAY PROCESSOR
    RANZINGER, H
    [J]. PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 397 : 392 - 397
  • [12] SATELLITE IMAGE-PROCESSING SYSTEM UTILIZING AN EXTENDED CELLULAR ARRAY PROCESSOR
    AJIRO, M
    MIYATA, H
    KAN, T
    SOGA, M
    ONO, M
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (10) : 1199 - 1207
  • [13] VLSI PROCESSOR ARCHITECTURE
    HENNESSY, JL
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (12) : 1221 - 1246
  • [14] A VLSI ASYNCHRONOUS CELLULAR ARCHITECTURE DEDICATED TO MULTILAYERED NEURAL NETWORKS
    FAURE, B
    MAZARE, G
    [J]. NEURAL NETWORKS FROM MODELS TO APPLICATIONS, 1989, : 710 - 719
  • [15] New VLSI array processor design for image window operations
    Li, DJ
    Jiang, L
    Isshiki, T
    Kunieda, H
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (05) : 635 - 640
  • [16] A VLSI array processor with embedded scalability for hierarchical image compression
    VegaPineda, J
    Suriano, MA
    Villalva, VM
    Cabrera, SD
    Chang, YC
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 168 - 171
  • [17] Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing
    Mroszczyk, Przemyslaw
    Dudek, Piotr
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (02) : 497 - 506
  • [18] High performance processor array for image processing
    Foldesy, Peter
    Zarandy, Akos
    Rekeczky, Csaba
    Roska, Tamas
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1177 - 1180
  • [19] DESIGN OF AN ARRAY PROCESSOR FOR IMAGE-PROCESSING
    LEE, D
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 11 (02) : 163 - 169
  • [20] AN ASSOCIATIVE PROCESSOR ARRAY FOR IMAGE-PROCESSING
    DULLER, AWG
    STORER, RH
    THOMSON, AR
    DAGLESS, EL
    [J]. IMAGE AND VISION COMPUTING, 1989, 7 (02) : 151 - 158
12345