Offset Voltage Analysis and Enable Signal Rise Time Control Based Offset Reduction Technique of Current-Latched Sense Amplifier

被引:3
|
作者
Na, Taehui [1 ,2 ]
机构
[1] Incheon Natl Univ, Dept Elect Engn, Incheon 22012, South Korea
[2] Incheon Natl Univ, Res Inst Engn & Technol, Incheon 22012, South Korea
来源
2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC) | 2021年
基金
新加坡国家研究基金会;
关键词
Latch type; offset voltage; sense amplifier;
D O I
10.1109/ICEIC51217.2021.9369783
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper analyzes input referred offset voltage (VOS) of a current-latched sense amplifier (CLSA) caused by a mismatch of input NMOS pair, latch NMOS pair, latch PMOS pair, and precharge PMOS pair. In addition, SA enable rise time control based VOS reduction technique is proposed. HSPICE simulation results based on industry-compatible 28-nm model parameters show that the proposed technique can reduce VOS caused by latch NMOS pair's mismatch by 33%.
引用
收藏
页数:2
相关论文
共 34 条
  • [21] Common Mode Voltage Reduction Method for H7 Inverter Using DPWM Offset Based Modulation Technique
    Lee, Seung-Hwan
    Jung, Jun-Hyung
    Hwnag, Seon-Ik
    Kim, Jang-Mok
    Cho, Hyeonjin
    2018 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2018, : 1790 - 1795
  • [22] A 1.1 μW biopotential amplifier based on bulk-driven quasi-floating gate technique with extremely low-value of offset voltage
    Sharma, Preeti
    Sharma, Kulbhushan
    Jatana, H. S.
    Madan, Jaya
    Pandey, Rahul
    Sharma, Rajnish
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 103 (02) : 303 - 313
  • [23] A 1.1 μW biopotential amplifier based on bulk-driven quasi-floating gate technique with extremely low-value of offset voltage
    Preeti Sharma
    Kulbhushan Sharma
    H. S. Jatana
    Jaya Madan
    Rahul Pandey
    Rajnish Sharma
    Analog Integrated Circuits and Signal Processing, 2020, 103 : 303 - 313
  • [24] Novel Low Voltage Current-Mirror Sense Amplifier based Flip-Flop with Reduced Delay Time
    Cao, Tuan Vu
    Wisland, Dag T.
    Moradi, Farshad
    Lande, Tor Sverre
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 3166 - 3169
  • [25] A Ripple-Based Constant On-Time Control With Virtual Inductor Current and Offset Cancellation for DC Power Converters
    Lin, Yu-Cheng
    Chen, Ching-Jan
    Chen, Dan
    Wang, Brian
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (10) : 4301 - 4310
  • [26] Pseudo AC Current Synthesizer and DC Offset-Corrected Technique in Constant-on-time Control Buck Converter for Werable Electronics
    Su, Jui-Che
    Chen, Wei-Chung
    Lin, Wei-Tin
    Chou, Ying-Wei
    Chien, Meng-Wei
    Wey, Chin-Long
    Chen, Ke-Horng
    Lin, Ying-Hsi
    Lee, Chao-Cheng
    Lin, Shian-Ru
    Tsai, Tsung-Yen
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 309 - 312
  • [27] A High Gain, Low Offset Time-Based Operational Amplifier for Capacitive Loads with 36MHz UGB and 70μA Quiescent Current
    Santra, Abirmoya
    Khan, Qadeer A.
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 432 - 436
  • [28] Detailed distortion analysis technique based on simulated large-signal voltage and current spectra
    Aikio, JP
    Rahkonen, T
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (10) : 3057 - 3066
  • [29] A Simplified Model Predictive Voltage Control for Three-Phase Four-Switch Inverter-Fed PMSM Drives With Capacitor Voltage Offset Suppression and Current Ripple Reduction
    Hang, Jun
    Zhang, Jibo
    Qin, Hu
    Ding, Shichuan
    Huang, Yourui
    Hua, Wei
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (04) : 5154 - 5166
  • [30] Real-Time Validation of a Novel IAOA Technique-Based Offset Hysteresis Band Current Controller for Grid-Tied Photovoltaic System
    Mohapatra, Bhabasis
    Sahu, Binod Kumar
    Pati, Swagat
    Bajaj, Mohit
    Blazek, Vojtech
    Prokop, Lukas
    Misak, Stanislav
    Alharthi, Mosleh
    ENERGIES, 2022, 15 (23)