Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip

被引:7
|
作者
Palesi, Maurizio [1 ]
Fazzino, Fabrizio [1 ]
Ascia, Giuseppe [1 ]
Catania, Vincenzo [1 ]
机构
[1] Univ Catania, DIIT, I-95124 Catania, Italy
来源
PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS | 2009年
关键词
Network on Chip; Low power; Data encoding; Coupling capacitance; Power analysis;
D O I
10.1109/DSD.2009.203
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the number of cores in a chip increases, the role played by the communication system becomes more and more central. An on-chip communication infrastructure based on the Network-on-Chip (NoC) paradigm is today recognized as the most effective and scalable solution able to deal with the communication issues that will characterize the next generation of many-cores architectures. An ever more significant fraction of the overall chip area is devoted to support advanced and reliable communication protocols making the energy resources used for communication starting to compete with the ones spent for computation. Amongst the communication resources, as technology shrinks, the power ratio between NoC links and routers increases making the links becoming more power-hungry than routers. In this paper we propose a novel end-to-end data encoding scheme which exploits the wormhole technique commonly used in NoC-based system to reduce power dissipated by the NoC links. We assess the proposed encoding scheme on a set of representative data streams showing that it is possible to reduce the power contribution of both the self switching activity and the coupling switching activity in inter-routers links. As results, we obtain a reduction in total power dissipation and energy consumption up to 26% and 9% respectively without any significant degradation in terms of both performance and silicon area. The encoder and decoder logic is integrated in the network interface and is transparent to the underling NoC.
引用
收藏
页码:119 / 126
页数:8
相关论文
共 50 条
  • [21] An Encoding Scheme to Reduce Power Consumption in Networks-on-Chip
    Ascia, Giuseppe
    Catania, Vincenzo
    Fazzino, Fabrizio
    Palesi, Maurizio
    2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 15 - 20
  • [22] A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
    Gu, Huaxi
    Mo, Kwai Hung
    Xu, Jiang
    Zhang, Wei
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 19 - +
  • [23] A general mathematical performance model for wormhole-switched irregular networks
    Moraveji, Reza
    Moinzadeh, Parya
    Sarbazi-Azad, Hamid
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2009, 12 (03): : 285 - 297
  • [24] Routing in wormhole-switched clustered networks with applications to fault tolerance
    Halwan, V
    Özgüner, F
    Dogan, A
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1999, 10 (10) : 1001 - 1011
  • [25] A general mathematical performance model for wormhole-switched irregular networks
    Reza Moraveji
    Parya Moinzadeh
    Hamid Sarbazi-Azad
    Cluster Computing, 2009, 12 : 285 - 297
  • [26] Communication delay in wormhole-switched tori networks under bursty workloads
    Min, G
    Ould-Khaoua, M
    JOURNAL OF SUPERCOMPUTING, 2003, 26 (01): : 77 - 94
  • [27] On Asymptotic Analysis of Packet and Wormhole Switched Routing Algorithm for Application-Specific Networks-on-Chip
    Nitin
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2012, 2012
  • [28] Low-power crosstalk avoidance encoding for on-chip data buses
    Zhang, Qingli
    Wang, Jinxiang
    Ye, Yizheng
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1611 - +
  • [29] Communication Delay in Wormhole-Switched Tori Networks under Bursty Workloads
    G. Min
    M. Ould-Khaoua
    The Journal of Supercomputing, 2003, 26 : 77 - 94
  • [30] Designing Low-power, Low-latency Networks-on-chip by Optimally Combining Electrical and Optical Links
    Werner, Sebastian
    Navaridas, Javier
    Lujan, Mikel
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 265 - 276