共 50 条
- [11] Wormhole Computing in Networks-on-Chip 2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 273 - 274
- [12] Evaluating the impact of data encoding techniques on the power consumption in networks-on-chip IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 426 - +
- [14] A Low-Swing Crossbar and Link Generator for Low-Power Networks-on-Chip 2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 779 - 786
- [16] PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 219 - +
- [17] LatEst: Latency estimation and high speed evaluation for wormhole switched Networks-on-Chip 2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,
- [19] Practical and Theoretical Considerations on Low-Power Probability-Codes for Networks-on-Chip INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 160 - +