Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip

被引:7
|
作者
Palesi, Maurizio [1 ]
Fazzino, Fabrizio [1 ]
Ascia, Giuseppe [1 ]
Catania, Vincenzo [1 ]
机构
[1] Univ Catania, DIIT, I-95124 Catania, Italy
来源
PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS | 2009年
关键词
Network on Chip; Low power; Data encoding; Coupling capacitance; Power analysis;
D O I
10.1109/DSD.2009.203
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the number of cores in a chip increases, the role played by the communication system becomes more and more central. An on-chip communication infrastructure based on the Network-on-Chip (NoC) paradigm is today recognized as the most effective and scalable solution able to deal with the communication issues that will characterize the next generation of many-cores architectures. An ever more significant fraction of the overall chip area is devoted to support advanced and reliable communication protocols making the energy resources used for communication starting to compete with the ones spent for computation. Amongst the communication resources, as technology shrinks, the power ratio between NoC links and routers increases making the links becoming more power-hungry than routers. In this paper we propose a novel end-to-end data encoding scheme which exploits the wormhole technique commonly used in NoC-based system to reduce power dissipated by the NoC links. We assess the proposed encoding scheme on a set of representative data streams showing that it is possible to reduce the power contribution of both the self switching activity and the coupling switching activity in inter-routers links. As results, we obtain a reduction in total power dissipation and energy consumption up to 26% and 9% respectively without any significant degradation in terms of both performance and silicon area. The encoder and decoder logic is integrated in the network interface and is transparent to the underling NoC.
引用
收藏
页码:119 / 126
页数:8
相关论文
共 50 条
  • [11] Wormhole Computing in Networks-on-Chip
    Rettkowski, Jens
    Goehringer, Diana
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 273 - 274
  • [12] Evaluating the impact of data encoding techniques on the power consumption in networks-on-chip
    Palma, Jose C. S.
    Indrusiak, Leandro Soares
    Moraes, Fernando G.
    Ortiz, Alberto Garcia
    Glesner, Manfred
    Reis, Ricardo A. L.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 426 - +
  • [13] Performance comparison of routing algorithms in wormhole-switched networks
    Shahrabi, A.
    PARALLEL COMPUTING, 2006, 32 (11-12) : 870 - 885
  • [14] A Low-Swing Crossbar and Link Generator for Low-Power Networks-on-Chip
    Chen, Chia-Hsin Owen
    Park, Sunghyun
    Krishna, Tushar
    Peh, Li-Shiuan
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 779 - 786
  • [15] Efficient Sharing of Optical Resources in Low-Power Optical Networks-on-Chip
    Werner, Sebastian
    Navaridas, Javier
    Lujan, Mikel
    JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2017, 9 (05) : 364 - 374
  • [16] PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels
    Garcia-Ortiz, Alberto
    Indrusiak, Leandro S.
    Murgan, Tudor
    Glesner, Manfred
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 219 - +
  • [17] LatEst: Latency estimation and high speed evaluation for wormhole switched Networks-on-Chip
    Heid, Kris
    Ying, Haoyuan
    Hochberger, Christian
    Hofmann, Klaus
    2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,
  • [18] A new modelling approach of wormhole-switched networks with finite buffers
    Alzeidi, N.
    Ould-Khaoua, M.
    Khonsari, A.
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2008, 23 (01) : 45 - 57
  • [19] Practical and Theoretical Considerations on Low-Power Probability-Codes for Networks-on-Chip
    Garcia-Ortiz, Alberto
    Indrusiak, Leandro S.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 160 - +
  • [20] Towards a Scalable, Low-Power All-Optical Architecture for Networks-on-Chip
    Koohi, Somayyeh
    Yin, Yawei
    Hessabi, Shaahin
    Ben Yoo, S. J.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13