Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip

被引:7
|
作者
Palesi, Maurizio [1 ]
Fazzino, Fabrizio [1 ]
Ascia, Giuseppe [1 ]
Catania, Vincenzo [1 ]
机构
[1] Univ Catania, DIIT, I-95124 Catania, Italy
来源
PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS | 2009年
关键词
Network on Chip; Low power; Data encoding; Coupling capacitance; Power analysis;
D O I
10.1109/DSD.2009.203
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the number of cores in a chip increases, the role played by the communication system becomes more and more central. An on-chip communication infrastructure based on the Network-on-Chip (NoC) paradigm is today recognized as the most effective and scalable solution able to deal with the communication issues that will characterize the next generation of many-cores architectures. An ever more significant fraction of the overall chip area is devoted to support advanced and reliable communication protocols making the energy resources used for communication starting to compete with the ones spent for computation. Amongst the communication resources, as technology shrinks, the power ratio between NoC links and routers increases making the links becoming more power-hungry than routers. In this paper we propose a novel end-to-end data encoding scheme which exploits the wormhole technique commonly used in NoC-based system to reduce power dissipated by the NoC links. We assess the proposed encoding scheme on a set of representative data streams showing that it is possible to reduce the power contribution of both the self switching activity and the coupling switching activity in inter-routers links. As results, we obtain a reduction in total power dissipation and energy consumption up to 26% and 9% respectively without any significant degradation in terms of both performance and silicon area. The encoder and decoder logic is integrated in the network interface and is transparent to the underling NoC.
引用
收藏
页码:119 / 126
页数:8
相关论文
共 50 条
  • [1] Early performance estimation in wormhole-switched Networks-on-Chip
    Dumitriu, Victor
    Khan, Gul N.
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 218 - 222
  • [2] Admitting and ejecting flits in wormhole-switched networks on chip
    Lu, Z.
    Jantsch, A.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (05): : 546 - 556
  • [3] A power efficient flit-admission scheme for wormhole-switched networks on chip
    Lu, Zhonghai
    Tong, Li
    Yin, Bei
    Jantsch, Axel
    WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 4, 2005, : 25 - 30
  • [4] Connection-oriented multicasting in wormhole-switched networks on chip
    Lu, Zhonghai
    Yin, Bei
    Jantsch, Axel
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 205 - +
  • [5] Asynchronous switching for low-power networks-on-chip
    El-Moursy, Magdy A.
    Shawkey, Heba A.
    MICROELECTRONICS JOURNAL, 2011, 42 (12) : 1370 - 1379
  • [6] Flit admission in on-chip wormhole-switched networks with virtual channels
    Lu, ZH
    Jantsch, A
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 21 - 24
  • [7] New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip
    Samman, Faizal Arya
    Hollstein, Thomas
    Glesner, Manfred
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (04) : 544 - 557
  • [8] Flit ejection in on-chip wormhole-switched networks with virtual channels
    Lu, ZH
    Jantsch, A
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 273 - 276
  • [9] Low-Power Coding for Networks-on-Chip with Virtual Channels
    Garcia-Ortiz, Alberto
    Indrusiak, Leandro S.
    Murgan, Tudor
    Glesner, Manfred
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (01) : 77 - 84
  • [10] Low-power Networks-on-Chip: Progress and Remaining Challenges
    Buckler, Mark
    Burleson, Wayne
    Sadowski, Greg
    2013 IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2013, : 132 - 134