Impact of Backside Cu Contamination in the 3D integration Process

被引：0
作者：
Hozawa, Kazuyuki [1 ]
Takeda, Kenichi [1 ]
Torii, Kazuyoshi [1 ]
机构：
[1] Hitachi Ltd, Cent Res Lab, Tokyo 1858601, Japan
来源：
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2009年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The impact of backside Cu contamination during the 3D integration process was investigated and found that Cu diffusion was significantly enhanced by stress relief and wafer thinning. The thermal scattering, phenomenon of Cu is inevitable even under a low-temperature assembly process, which also caused Cu contamination. To prevent the Cu contamination, an Ar ion implantation for Cu gettering and a SiN Cu barrier is proposed.
引用
收藏
页码：172 / 173
页数：2
相关论文
共 50 条
  • [21] Enabling Pre-Assembly Process of 3D Wafers with High Topography at the Backside
    Podpod, A.
    Demeurisse, C.
    Inoue, F.
    Duval, F.
    Visker, J.
    De Vos, J.
    Rebibis, K.
    Miller, R. A.
    Beyer, G.
    Beyne, E.
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [22] Impacts of Cu Contamination on Device Reliabilities in 3-D IC Integration
    Lee, Kang-Wook
    Bea, Ji-Chel
    Ohara, Yuki
    Murugesan, Mariappan
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) : 451 - 462
  • [23] Novel Chip Stacking Process for 3D Integration
    Lee, Jaesik
    Fernandez, Daniel M.
    Paing, Myo
    Yeo, Yen Chen
    Gao, Shan
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1939 - 1943
  • [24] Monolithic 3D Integration in a CMOS Process Flow
    Fitzgerald, E. A.
    Yoon, S. F.
    Tan, C. S.
    Palacios, T.
    Zhou, X.
    Peh, L. S.
    Boon, C. C.
    Kohen, D. A.
    Lee, K. H.
    Liu, Z. H.
    Choi, P.
    2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
  • [25] 3D IC Process integration challenges and solutions
    Powell, Kevin
    Burgess, Stephen
    Wilby, Tony
    Hyndman, Rhonda
    Callahan, John
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 40 - +
  • [26] Challenges in 3D Memory Manufacturing and Process Integration
    Chandrasekaran, Naga
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [27] Challenges of TSV Backside Process Integration
    Rudolph, Catharina
    Wachsmuth, Holger
    Boettcher, Mathias
    Steller, Wolfram
    Wolf, M. Juergen
    2015 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2015,
  • [28] Wafer level Cu-Cu direct bonding for 3D integration
    Kim, Sarah Eunkyung
    Kim, Sungdong
    MICROELECTRONIC ENGINEERING, 2015, 137 : 158 - 163
  • [29] Investigation of Low Temperature Cu/In Bonding in 3D Integration
    Hsieh, Yu-Sheng
    Shen, Ting-Ting
    Chien, Yu-San
    Chen, Kuan-Neng
    Shinozaki, Yuko
    Kawasaki, Naohiko
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 383 - 386
  • [30] 3D backside sample preparation for radiation testing
    Desplats, R
    Bezerra, F
    Beaudoin, F
    Perdu, P
    PROCEEDINGS OF THE EUROPEAN SPACE COMPONENTS CONFERENCE - ESCCON 2002, 2002, 507 : 85 - 93
12345