Impact of Backside Cu Contamination in the 3D integration Process

被引：0
|
作者：
Hozawa, Kazuyuki [1 ]
Takeda, Kenichi [1 ]
Torii, Kazuyoshi [1 ]
机构：
[1] Hitachi Ltd, Cent Res Lab, Tokyo 1858601, Japan
来源：
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2009年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The impact of backside Cu contamination during the 3D integration process was investigated and found that Cu diffusion was significantly enhanced by stress relief and wafer thinning. The thermal scattering, phenomenon of Cu is inevitable even under a low-temperature assembly process, which also caused Cu contamination. To prevent the Cu contamination, an Ar ion implantation for Cu gettering and a SiN Cu barrier is proposed.
引用
收藏
页码：172 / 173
页数：2
相关论文
共 50 条
  • [1] 3D backside integration of FinFETs: Is there an impact on LF noise?
    Simoen, Eddy
    Jourdain, Anne
    Claeys, Cor
    Veloso, Anabela
    SOLID-STATE ELECTRONICS, 2023, 207
  • [2] Influence of wafer thinning process on backside damage in 3D integration
    Nakamura, T.
    Mizushima, Y.
    Kitada, H.
    Kim, Y. S.
    Maeda, N.
    Kodama, S.
    Sugie, R.
    Hashimoto, H.
    Kawai, A.
    Arai, K.
    Uedono, A.
    Ohba, T.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [3] Process Integration of 3D Stacking for Backside Illuminated Image Sensor
    Hsiao, Zhi-Cheng
    Ko, Cheng-Ta
    Chang, Hsiang-Hung
    Fu, Huan-Chun
    Hsu, Chao-Kai
    Li, Shu-Man
    Tsai, Wen-Li
    Shen, Wen-Wei
    Wang, Jen-Chun
    Lin, Yu-Min
    Lo, Wei-Chung
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 82 - 85
  • [4] The Adhesion Study of Backside Dielectric Film within 3D Process Integration
    Li, H. Y.
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [5] Impacts of Cu Contamination in 3D Integration Process on Memory Retention Characteristics in Thinned DRAM Chip
    Lee, Kangwook
    Tanikawa, Seiya
    Naganuma, Hideki
    Bea, Jichel
    Murugesan, Mariappine
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [6] Electrical and Morphological Assessment of Via Middle and Backside Process Technology for 3D Integration
    Colonna, Jean-Philippe
    Coudrain, Perceval
    Garnier, Gennie
    Chausse, Pascal
    Segaud, Roselyne
    Aumont, Christophe
    Jouve, Amandine
    Hotellier, Nicolas
    Frank, Thomas
    Brunet-Manquat, Catherine
    Cheramy, Severine
    Sillon, Nicolas
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 796 - 802
  • [7] Front to backside alignment for TSV based 3D integration
    Windrich, Frank
    Schenke, Andreas
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [8] Evaluation of Cu Contamination at Backside Surface of Thinned Wafer in 3-D Integration by Transient-Capacitance Measurement
    Bea, Jichel
    Lee, Kangwook
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (01) : 66 - 68
  • [9] The Impact of Back-Side Cu Contamination on 3D Stacking Architecture
    Yang, Yu
    Labie, Riet
    Richard, Olivier
    Bender, Hugo
    Zhao, Chao
    Verlinden, Bert
    De Wolf, Ingrid
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (02) : H39 - H41
  • [10] Integration of the ZoneBOND™ temporary bonding material in backside processing for 3D applications
    Jourdain, A.
    Phommahaxay, A.
    Verbinnen, G.
    Suhard, S.
    Miller, A.
    La Manna, A.
    Swinnen, B.
    Beyer, G.
    Beyne, E.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
12345