A Model-Based-Random-Forest Framework for Predicting Vt Mean and Variance Based on Parallel Id Measurement

被引:2
作者
Lin, Chien-Hsueh [1 ,2 ]
Tsai, Chih-Ying [1 ,2 ]
Lee, Kao-Chi [1 ,2 ]
Yu, Sung-Chu [3 ]
Liau, Wen-Rong [3 ]
Hou, Alex Chun-Liang [3 ]
Chen, Ying-Yen [4 ]
Kuo, Chun-Yi [4 ]
Lee, Jih-Nung [4 ]
Chao, Mango C. T. [1 ,2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[3] United Microelect Corp, R&D Dept, Hsinchu 300, Taiwan
[4] Realtek Semicond Corp, R&D Dept, Hsinchu 300, Taiwan
关键词
Machine learning; model-based random forest (MBRF); threshold voltage; wafer acceptance test (WAT);
D O I
10.1109/TCAD.2017.2783304
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To measure the variation of device V-t requires long test for conventional wafer acceptance test (WAT) test structures. This paper presents a framework that can efficiently and effectively obtain the mean and variance of V-t for a large number of designs under test (DUTs). The proposed framework applies the model-based random forest as its core model-fitting technique to learn a model that can predict the mean and variance of V-t based only on the combined I-d measured from parallel connected DUTs. The proposed framework can further minimize the total number of I-d measurement required for prediction models while limiting their accuracy loss. The experimental results based on the SPICE simulation of a UMC 28-nm technology demonstrate that the proposed model-fitting framework can achieve a more than 99% R -squared for predicting either V-t mean or V-t variance. Compared to conventional WAT test structures using binary search, our proposed framework can achieve a 120.3x speedup on overall test time for test structures with 800 DUTs.
引用
收藏
页码:2139 / 2151
页数:13
相关论文
共 25 条
  • [12] Operational Amplifier Based Test Structure for Quantifying Transistor Threshold Voltage Variation
    Ji, Brian L.
    Pearson, Dale J.
    Lauer, Isaac
    Stellari, Franco
    Frank, David J.
    Chang, Leland
    Ketchen, Mark B.
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2009, 22 (01) : 51 - 58
  • [13] Luo T.-C., 2009, P IEEE INT TEST C, P1
  • [14] Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization
    Luo, Tseng-Chin
    Chao, Mango C. -T.
    Tseng, Huan-Chi
    Goto, Masaharu
    Fisher, Philip A.
    Chang, Yuan-Yao
    Chang, Chi-Min
    Takao, Takayuki
    Iwasaki, Katsuhito
    Lee, Cheng Mao
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (05) : 1138 - 1149
  • [15] Mismatch Measure Improvement Using Kelvin Test Structures in Transistor Pair Configuration in Sub-Hundred Nanometer MOSFET Technology
    Mezzomo, Cecilia M.
    Marin, Mathieu
    Leyris, Cedric
    Ghibaudo, Gerard
    [J]. ICMTS 2009: 2009 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2009, : 62 - +
  • [16] MIZUNO T, 1993, 1993 SYMPOSIUM ON VLSI TECHNOLOGY, P41
  • [17] Mizutani T, 2011, 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
  • [18] A review of recent MOSFET threshold voltage extraction methods
    Ortiz-Conde, A
    Sánchez, FJG
    Liou, JJ
    Cerdeira, A
    Estrada, M
    Yue, Y
    [J]. MICROELECTRONICS RELIABILITY, 2002, 42 (4-5) : 583 - 596
  • [19] Seeger Matthias, 2004, Int J Neural Syst, V14, P69, DOI 10.1142/S0129065704001899
  • [20] Shimizu Y, 2002, ICMTS 2002:PROCEEDINGS OF THE 2002 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, P49