The least upper bound of power dissipation in CMOS circuits

被引：0
|
作者：
Zhao, ZX [1 ]
Min, YH [1 ]
机构：
[1] Chinese Acad Sci, Inst Comp Technol, CAD Lab, Ctr Fault Tolerant Comp, Beijing 100080, Peoples R China
来源：
FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2 | 1997年
关键词：
power dissipation; CMOS circuit; Boolean process; IC CAD;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Power dissipation has become as important a consideration as speed and area in IC design, In CMOS circuits, power dissipation mainly depends on switching activities, Boolean process introduced by the authors enables us to find a general expression of number of transitions for any input vector pair. This paper presents an approach to tile calculation of Me beast upper bound of power dissipation in CMOS circuits which is significant for estimation of power dissipation and comparison of designs to reduce power dissipation.
引用
收藏
页码：506 / 511
页数：6
相关论文
共 50 条
  • [31] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits
    Huang, G
    Yang, HZ
    Luo, R
    Wang, H
    SCIENCE IN CHINA SERIES F, 2002, 45 (04): : 286 - 298
  • [32] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits
    Gang Huang
    Huazhong Yang
    Rong Luo
    Hui Wang
    Science in China Series F: Information Sciences, 2002, 45 (4): : 286 - 298
  • [33] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits
    黄刚
    杨华中
    罗嵘
    汪蕙
    Science in China(Series F:Information Sciences), 2002, (04) : 286 - 298
  • [34] Resistive power in CMOS circuits
    El-Moursy, MA
    Friedman, EG
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1455 - 1458
  • [35] Resistive power in CMOS circuits
    El-Moursy, MA
    Friedman, EG
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 41 (01) : 5 - 11
  • [36] Resistive Power in CMOS Circuits
    Magdy A. El-Moursy
    Eby G. Friedman
    Analog Integrated Circuits and Signal Processing, 2004, 41 : 5 - 11
  • [37] Determining the least upper bound for errors of the least squares method
    Repin, VG
    Tsyplikhin, AI
    JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 2003, 48 (01) : 82 - 90
  • [38] ESTIMATING POWER DISSIPATION IN VLSI CIRCUITS
    NAJM, FN
    IEEE CIRCUITS & DEVICES, 1994, 10 (04): : 11 - 19
  • [39] Power dissipation in fractal AC circuits
    Chen, Joe P.
    Rogers, Luke G.
    Anderson, Loren
    Andrews, Ulysses
    Brzoska, Antoni
    Coffey, Aubrey
    Davis, Hannah
    Fisher, Lee
    Hansalik, Madeline
    Loew, Stephen
    Teplyaev, Alexander
    JOURNAL OF PHYSICS A-MATHEMATICAL AND THEORETICAL, 2017, 50 (32)
  • [40] POWER DISSIPATION IN PLANAR DIGITAL CIRCUITS
    KEYES, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (03) : 181 - 181
12345