共 13 条
[1]
GANN KD, 1999, HDI MAGAZINE DEC
[3]
Jung SM, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P228
[4]
Kurino H., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P879, DOI 10.1109/IEDM.1999.824289
[5]
LIN M, 2009, IEEE T VLSI IN PRESS
[7]
A High-speed, Low-power 3D-SRAM Architecture
[J].
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
2008,
:201-204
[8]
A 2ns access, 285MHz, two-port cache macro using double global bit-line pairs
[J].
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS,
1997, 40
:402-403
[9]
Rahman S, 2003, ADV FINAN P, V11, P1, DOI 10.1016/S1046-5847(02)11001-5
[10]
Suntharalingam V., 2005, IEEE INT SOL STAT CI, P356