Experimental verification of a memristive neural network

被引:22
作者
Carro-Perez, I [1 ]
Sanchez-Lopez, C. [2 ]
Gonzalez-Hernandez, H. G. [1 ]
机构
[1] Tecnol Monterrey, Dept Mechatron, Campus Puebla,Via Atlixcayotl 2301, Monterrey 72453, Mexico
[2] Autonomous Univ Tlaxcala, Dept Elect, Clzda Apizaquito S-N,Km 1-5, Apizaco 90300, Tlaxcala, Mexico
关键词
Neural network; Memristor; Synapse; Pinched hysteresis loop; Current conveyor;
D O I
10.1007/s11071-018-4291-1
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
This paper presents an electronic circuit able to emulate the behavior of a neural network based on memristive synapses. The latter is built with two flux-controlled floating memristor emulator circuits operating at high frequency and two passive resistors. Synapses are connected in a way that a bridge circuit is obtained, and its dynamical behavioral model is derived from characterizing memristive synapses. Analysis of the memristor characteristics for obtaining a suitable synaptic response is also described. A neural network of one neuron and two inputs is connected using the proposed topology, where synaptic positive and negative weights can easily be reconfigured. The behavior of the proposed artificial neural network based on memristors is verified through MATLAB, HSPICE simulations and experimental results. Synaptic multiplication is performed with positive and negative weights, and its behavior is also demonstrated through experimental results getting 6% of error.
引用
收藏
页码:1823 / 1840
页数:18
相关论文
共 28 条
[1]  
Adamatzky A., 2014, MEMRISTOR NETWORKS
[2]   Memristor Bridge Synapse-Based Neural Network and Its Learning [J].
Adhikari, Shyam Prasad ;
Yang, Changju ;
Kim, Hyongsuk ;
Chua, Leon O. .
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2012, 23 (09) :1426-1435
[3]  
[Anonymous], 2014, VER HIGH SPEED HIGH
[4]  
[Anonymous], 2011, 10 MHZ 4 QUADR MULT
[5]  
[Anonymous], 1999, LOW COST AN MULT AD6
[6]  
[Anonymous], 2016, Superintelligence: Paths, Dangers, Strategies, DOI DOI 10.1080/01402390.2013.844127
[7]  
Blackwell GlennR., 2000, ELECT PACKAGING HDB
[8]  
Carro-Perez I., 2017, P 2017 IEEE 8 LAT AM, V1, P1, DOI [10.1109/LASCAS.2017.7948077, DOI 10.1109/LASCAS.2017.7948077]
[9]  
Chechik G., 1999, P ADV NEUR INF PROC, V12, P1
[10]  
Hasler P., 1995, IEEE INT S CIRC SYST, P1