A 10b 50MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs

被引：3

作者：

Chandrashekar, K. ^{[1
]}

Bakkaloglu, B. ^{[1
]}

机构：

[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA

来源：

PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2009年

关键词：

ADC;

D O I：

10.1109/CICC.2009.5280855

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 10b opamp-sharing pipeline A/D using current-reuse OTAs is presented. The current-reuse OTA, with two NMOS differential inputs operating in opposite phases, facilitates opamp-sharing between consecutive stages, minimizing power consumption. Constant transistor biasing ensures no loss of settling time from power-on delays. The AID is fabricated in a 0.18 mu m CMOS process and occupies active area of 0.7mm(2). At 50MS/s, maximum SNDR of 58dB (ENOB=93b) is obtained with 9.2mW analog power consumption on a 1.8V supply.

引用

页码：263 / 266

页数：4

共 43 条

[21] A 1V 10b 60MS/s hybrid Opamp-Reset/Swftched-RC pipelined ADC
Cames, Josh
Ahn, Gil-Cho
Moon, Un-Ku
2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 236 - 239
[22] A 10b 250MS/s binary-weighted current-steering DAC
Deveugele, J
Steyaert, M
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 362 - 363
[23] 一个10位、50MS/s CMOS折叠流水结构A/D转换器
李志刚
石寅
于云华
刘扬
半导体学报, 2004, (06) : 720 - 725
[24] A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13μm digital CMOS
Hernes, B
Briskemyr, A
Andersen, TN
Telsto, F
Bonnerud, TE
Moldsvor, O
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 256 - 257
[25] Offset and dynamic gain-mismatch reduction techniques for 10b 200MS/s parallel pipeline ADCs
Lee, SC
Kim, GH
Kwon, JK
Kim, J
Lee, SH
ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 531 - 534
[26] A 13-Bit 260MS/s Power-Efficient Pipeline ADC Using a Current-Reuse Technique and Interstage Gain and Nonlinearity Errors Calibration
Zhou, Dadian
Briseno-Vidrios, Carlos
Jiang, Junning
Park, Chulhyun
Liu, Qiyuan
Soenen, Eric G.
Kinyua, Martin
Silva-Martinez, Jose
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (09) : 3373 - 3383
[27] A 10b 20MS/s Low Power Pipelined A/D Converter Without Dedicated SHA
Dong HuanZhi
Zhang YingQin
2012 INTERNATIONAL CONFERENCE ON MEDICAL PHYSICS AND BIOMEDICAL ENGINEERING (ICMPBE2012), 2012, 33 : 1366 - 1373
[28] A 10b 100MS/s 25.2mW 0.18μm CMOS ADC With Various Circuit Sharing Techniques
Park, Beom-Soo
Ji, Seung-Hak
Choi, Min-Ho
Lee, Kyung-Hoon
Ahn, Gil-Cho
Lee, Seung-Hoon
2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 329 - 332
[29] A 1.0V 40mW 10b 100MS/s Pipeline ADC in 90nm CMOS
Ishii, H
Tanabe, K
Iida, T
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 395 - 398
[30] A 0.11mm2 low-power A/D-converter cell for 10b 10MS/s operation
Muthers, D
Tielert, R
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 251 - 254

← 1 2 3 4 5 →