Analysis and Mitigation of Single-Event Gate Rupture in VDMOS With Termination Structure

被引:11
作者
Chen, Zhuojun [1 ,2 ]
Zhang, Chenchen [1 ,2 ]
Wu, Ming [1 ,2 ]
Wang, Teng [3 ]
Zeng, Yun [1 ,2 ]
Wan, Xin [4 ,5 ]
Jin, Hu [4 ,5 ]
Xu, Jun [4 ]
Tang, Minghua [6 ]
机构
[1] Hunan Univ, Key Lab Micro Nano Optoelect Devices, Minist Educ, Changsha 410082, Peoples R China
[2] Hunan Univ, Sch Phys & Elect, Hunan Prov Key Lab Lowdimens Struct Phys & Device, Changsha 410082, Peoples R China
[3] Shanghai Inst Space Power Sources, Shanghai 201100, Peoples R China
[4] Tsinghua Univ, Ctr High Reliabil Power Semicond, Yangtze Delta Reg Inst, Hangzhou 314000, Zhejiang, Peoples R China
[5] Aurorachip Co Ltd, Hangzhou 314000, Zhejiang, Peoples R China
[6] Xiangtan Univ, Sch Mat Sci & Engn, Xiangtan 411105, Peoples R China
基金
中国国家自然科学基金;
关键词
Logic gates; Ions; Electric fields; Electric breakdown; Voltage measurement; Transistors; Silicon; Electric field; heavy ion; radiation hardness; single-event gate rupture (SEGR); vertical double-diffused MOSFET (VDMOS); SIC POWER MOSFETS; ION ENERGY; SEGR; IMPACT;
D O I
10.1109/TNS.2021.3077244
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
During heavy-ion experiments, the single-event gate rupture (SEGR) effects can still be observed in the vertical double-diffused power MOSFET (VDMOS) with radiation-hardened cells. Fault analysis demonstrates that the hot spots locate at the termination of the VDMOS. Then, several mitigation solutions for termination structure are discussed comprehensively by means of TCAD simulations. Finally, a combined hardness method with horizontally extending P+ region and adding floating N+ region is proposed. It is effective to reduce the electric field of gate oxide to below the calculated critical field, without additional masks and process steps.
引用
收藏
页码:1272 / 1278
页数:7
相关论文
共 22 条
[1]   Gate Damages Induced in SiC Power MOSFETs During Heavy-Ion Irradiation-Part I [J].
Abbate, C. ;
Busatto, G. ;
Tedesco, D. ;
Sanseverino, A. ;
Silvestrin, L. ;
Velardi, Francesco ;
Wyss, J. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) :4235-4242
[2]  
Abbate C, 2019, IEEE T ELECTRON DEV, V66, P4243, DOI 10.1109/TED.2019.2931078
[3]   EVALUATION OF SEGR THRESHOLD IN POWER MOSFETS [J].
ALLENSPACH, M ;
BREWS, JR ;
MOURET, I ;
SCHRIMPF, RD ;
GALLOWAY, KF .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) :2160-2166
[4]   SEGR and SEB in N-channel power MOSFETs [J].
Allenspach, M ;
Dachs, C ;
Johnson, GH ;
Schrimpf, RD ;
Lorfevre, E ;
Palau, JM ;
Brews, JR ;
Galloway, KF ;
Titus, JL ;
Wheatley, CF .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) :2927-2931
[5]  
[Anonymous], 2009, Sentaurus Device User Guide: Version K-2015.06
[6]  
Darwish M. N., 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P671, DOI 10.1109/IEDM.1993.347223
[7]   New Insight Into Heavy Ion Induced SEGR: Impact of Charge Yield [J].
Emeliyanov, Vladimir V. ;
Vatuev, Alexander S. ;
Useinov, Rustem G. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (04) :2176-2182
[8]   DISTRIBUTION OF RADIAL ENERGY DEPOSITION AROUND THE TRACK OF ENERGETIC CHARGED-PARTICLES IN SILICON [J].
FAGEEHA, O ;
HOWARD, J ;
BLOCK, RC .
JOURNAL OF APPLIED PHYSICS, 1994, 75 (05) :2317-2321
[9]   HEAVY-ION-INDUCED, GATE-RUPTURE IN POWER MOSFETS [J].
FISCHER, TA .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) :1786-1791
[10]   Physical Analysis of Damage Sites Introduced by SEGR in Silicon Vertical Power MOSFETs and Implications for Postirradiation Gate-Stress Test [J].
Kuboyama, Satoshi ;
Mizuta, Eiichi ;
Nakada, Yuki ;
Shindou, Hiroyuki .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (07) :1710-1714