In-Die Through-BEOL Metal Wall for Noise Isolation in 180-nm FD-SOI CMOS

被引:9
作者
Lu, Fei [1 ]
Chen, Qi [1 ]
Wang, Chenkun [1 ]
Zhang, Feilong [1 ]
Li, Cheng [1 ]
Ma, Rui [1 ]
Wang, X. Shawn [2 ]
Wang, Albert [1 ]
机构
[1] Univ Calif Riverside, Dept ECE, Riverside, CA 92521 USA
[2] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
SOI; noise isolation; crosstalk; metal wall; CMOS; SUBSTRATE NOISE; INTEGRATED-CIRCUITS; FARADAY CAGES; TECHNOLOGY; SILICON; DESIGN;
D O I
10.1109/LED.2017.2682819
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter reports a conceptual in-die through-back-end-of-the-line metal wall structure for noise isolation demonstrated in a foundry 180-nm fully depleted silicon-on-insulator (FD-SOI) CMOS technology. The near-closed-loop isolation wall was made of a trench ring etched by focused ion beam and filled with silver nano powder in a post-CMOS process module developed. Crosstalk suppression was confirmed in measurement that shows a reduction of around 9 dBm in the third-order intermodulation interferers as predicted full-wave electromagnetic co-simulation. The structure can be readily integrated into the foundry technologies as a potential crosstalk reduction solution for mixed-signal integrated circuits in FD-SOI CMOS processes.
引用
收藏
页码:630 / 632
页数:3
相关论文
共 14 条
[1]  
[Anonymous], 2011, IEEE T ELECTRON DEV, DOI DOI 10.1109/TED.2011.2110652
[2]   RF Performance of SOI CMOS Technology on Commercial 200-mm Enhanced Signal Integrity High Resistivity SOI Substrate [J].
Ben Ali, Khaled ;
Neve, Cesar Roda ;
Gharsallah, Ali ;
Raskin, Jean-Pierre .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (03) :722-728
[3]   On-chip RF isolation techniques [J].
Blalack, T ;
Leclercq, Y ;
Yue, CP .
PROCEEDINGS OF THE 2002 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2002, :205-211
[4]  
Connell L., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P400, DOI 10.1109/ISSCC.2002.993101
[5]   A SIMPLE APPROACH TO MODELING CROSS-TALK IN INTEGRATED-CIRCUITS [J].
JOARDAR, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (10) :1212-1219
[6]   RF Harmonic Distortion of CPW Lines on HR-Si and Trap-Rich HR-Si Substrates [J].
Neve, Cesar Roda ;
Raskin, Jean-Pierre .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) :924-932
[7]   A micromachining post-process module for RF silicon technology [J].
Pham, NP ;
Ng, KT ;
Bartek, M ;
Sarro, PM ;
Rejaei, B ;
Burghartz, JN .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :481-484
[8]   Substrate crosstalk reduction using SOI technology [J].
Raskin, JP ;
Viviani, A ;
Flandre, D ;
Colinge, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (12) :2252-2261
[9]   Ultralow silicon substrate noise crosstalk using metal faraday cages in an SOI technology [J].
Stefanou, S ;
Hamel, JS ;
Baine, P ;
Bain, M ;
Armstrong, BM ;
Gamble, HS ;
Kraft, M ;
Kemhadjian, HA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (03) :486-491
[10]   EXPERIMENTAL RESULTS AND MODELING TECHNIQUES FOR SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED-CIRCUITS [J].
SU, DK ;
LOINAZ, MJ ;
MASUI, S ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :420-430