AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM

被引:45
作者
Angizi, Shaahin [1 ]
Sun, Jiao [2 ]
Zhang, Wei [2 ]
Fan, Deliang [1 ]
机构
[1] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[2] Univ Cent Florida, Dept Comp Sci, Orlando, FL 32816 USA
来源
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2019年
基金
美国国家科学基金会;
关键词
D O I
10.1145/3316781.3317764
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Classified as a complex big data analytics problem, DNA short read alignment serves as a major sequential bottleneck to massive amounts of data generated by next-generation sequencing platforms. With Von-Neumann computing architectures struggling to address such computationally-expensive and memory-intensive task today, Processing-in-Memory (PIM) platforms are gaining growing interests. In this paper, an energy-efficient and parallel PIM accelerator (AlignS) is proposed to execute DNA short read alignment based on an optimized and hardware-friendly alignment algorithm. We first develop AlignS platform that harnesses SOT-MRAM as computational memory and transforms it to a fundamental processing unit for short read alignment. Accordingly, we present a novel, customized, highly parallel read alignment algorithm that only seeks the proposed simple and parallel in-memory operations (i.e. comparisons and additions). AlignS is then optimized through a new correlated data partitioning and mapping methodology that allows local storage and processing of DNA sequence to fully exploit the algorithm-level's parallelism, and to accelerate both exact and inexact matches. The device-to-architecture co-simulation results show that AlignS improves the short read alignment throughput per Watt per mm(2) by similar to 12x compared to the ASIC accelerator. Compared to recent FM-index-based ReRAM platform, AlignS achieves 1.6x higher throughput per Watt.
引用
收藏
页数:6
相关论文
共 24 条
  • [21] Turakhia Y, 2018, ACM SIGPLAN NOTICES, V53, P199, DOI [10.1145/3296957.3173193, 10.1145/3173162.3173193]
  • [22] A 135-mW Fully Integrated Data Processor for Next-Generation Sequencing
    Wu, Yi-Chung
    Chang, Chia-Hua
    Hung, Jui-Hung
    Yang, Chia-Hsiang
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2017, 11 (06) : 1216 - 1225
  • [23] Resistive Associative Processor
    Yavits, Leonid
    Kvatinsky, Shahar
    Morad, Amir
    Ginosar, Ran
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2015, 14 (02) : 148 - 151
  • [24] Zokaee F., 2018, IEEE COMPUTER ARCHIT