Design of an imaging system based on FPGA technology and CMOS imager

被引：7

作者：

Chalimbaud, P ^{[1
]}

Berry, F ^{[1
]}

机构：

[1] LASMEA, F-63177 Clermont Ferrand, France

来源：

2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS | 2004年

关键词：

active vision; enhanced windowing; embedded system; SOPC; FPGA; CMOS imager;

D O I：

10.1109/FPT.2004.1393311

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a novel architecture dedicated to image processing is presented. The most original aspect of the approach is the use of a high density FPGA to build a versatile embedded smart camera. We show the main advantages of such a system based on a CMOS imaging device and a programmable chip. With its structure, the system proposes a high degree of versatility and allows the implementation of parallel image processing algorithms. As a result, an architecture of template tracking is proposed.

引用

页码：407 / 411

页数：5

共 8 条

[1]

CHALIMBAUD P, 2004, 14 INT C FIELD PROGR

[2]

FISCHER S, 1998, SPIE EUROPTO C ADV F, V3410

[3]

HUTCHNIGS BL, 2004, J VLSI SIGNAL PROC, V34, P41

[4] Automatic synthesis of motion estimation processors based on a new class of hardware architectures [J].

Roma, N ;

Sousa, L .

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 34 (03) :277-290

[5]

ROWEKAMP T, 1998, J COMPUTER VISION RE, V1, P36

[6]

SUGIMURA T, 2003, IEEE INT C FIELD PRO

[7] Reconfigurable computing for digital signal processing: A survey [J].

Tessier, R ;

Burleson, W .

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2) :7-27

[8]

TOMASI C, 1991, CMUSC91132

← 1 →