Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements

被引:2
作者
Yu, Li [1 ]
Saxena, Sharad [2 ]
Hess, Christopher [2 ]
Elfadel, Abe [3 ]
Antoniadis, Dimitri [1 ]
Boning, Duane [1 ]
机构
[1] MIT, Cambridge, MA 02139 USA
[2] PDF Solut, San Jose, CA 95110 USA
[3] Masdar Inst Sci & Technol, Masdar, Abu Dhabi, U Arab Emirates
来源
2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2014年
关键词
MIT Virtual Source (MVS) MOSFET model; parameter extraction; Bayesian inference; maximum-a-posteriori (MAP) estimation;
D O I
10.1145/2593069.2593201
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a novel MOSFET parameter extraction method to enable early technology evaluation. The distinguishing feature of the proposed method is that it enables the extraction of an entire set of MOSFET model parameters using limited and incomplete IV measurements from on-chip monitor circuits. An important step in this method is the use of maximum-a-posteriori estimation where past measurements of transistors from various technologies are used to learn a prior distribution and its uncertainty matrix for the parameters of the target technology. The framework then utilizes Bayesian inference to facilitate extraction using a very small set of additional measurements. The proposed method is validated using various past technologies and post-silicon measurements for a commercial 28-nm process. The proposed extraction could also be used to characterize the statistical variations of MOSFETs with the significant benefit that some constraints required by the backward propagation of variance (BPV) method are relaxed.
引用
收藏
页数:6
相关论文
共 14 条
  • [1] [Anonymous], 2006, Pattern recognition and machine learning
  • [2] Khakifirooz A., 2006, INT EL DEV M IEDM DE
  • [3] A Simple Semiempirical Short-Channel MOSFET Current-Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters
    Khakifirooz, Ali
    Nayfeh, Osama M.
    Antoniadis, Dimitri
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1674 - 1680
  • [4] Remembrance of circuits past: Macromodeling by data mining in large analog design spaces
    Liu, HZ
    Singhee, A
    Rutenbar, RA
    Carley, LR
    [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 437 - 442
  • [5] McAndrew CC, 2010, IEEE DES TEST COMPUT, V27, P36, DOI 10.1109/MDT.2010.44
  • [6] Rakheja S., 2013, MVS 1 0 1 NANOTRANSI
  • [7] Reda S, 2009, DES AUT TEST EUROPE, P375
  • [8] Wei L., 2012, IEEE T ELECTRON DEV, P1
  • [9] Global Parameter Extraction for a Multi-gate MOSFETs Compact Model
    Yao, Shijing
    Morshed, Tanvir H.
    Lu, Darsen D.
    Venugopalan, Sriramkumar
    Xiong, Weize
    Cleavelin, C. R.
    Niknejad, Ali M.
    Hu, Chenming
    [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 23RD IEEE ICMTS CONFERENCE PROCEEDINGS, 2010, : 194 - 197
  • [10] Yu L, 2014, DES AUT TEST EUROPE