A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current

被引:124
作者
Kawaguchi, H [1 ]
Nose, K [1 ]
Sakurai, T [1 ]
机构
[1] Univ Tokyo, Inst Ind Sci, Tokyo 1068558, Japan
基金
日本学术振兴会;
关键词
DTMOS; leakage current; low power; low voltage; MTCMOS; stand-by current; VTCMOS;
D O I
10.1109/4.871328
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A super cut-off CMOS (SCCMOS) scheme is proposed and demonstrated by measurement to achieve high-speed and low stand-by current CMOS VLSIs in sub-1-V supply voltage regime. By overdriving the gate of a cut-off MOSFET, the SCCMOS suppresses leakage current below 1 pA per logic gate in a stand-by mode while high-speed operation in an active mode is possible with low-threshold voltage of 0.1-0.2 V, The SCCMOS pushes the low-voltage operation limit 0.2 V further down compared with conventional schemes while maintaining the same stand-by current level.
引用
收藏
页码:1498 / 1501
页数:4
相关论文
共 6 条
  • [1] Chan TY, 1987, IEDM TECH DIG, P718
  • [2] FUSE T, 1997, ISSCC, P286
  • [3] Kuroda T., 1996, ISSCC, P166
  • [4] 1-V POWER-SUPPLY HIGH-SPEED DIGITAL CIRCUIT TECHNOLOGY WITH MULTITHRESHOLD-VOLTAGE CMOS
    MUTOH, S
    DOUSEKI, T
    MATSUYA, Y
    AOKI, T
    SHIGEMATSU, S
    YAMADA, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) : 847 - 854
  • [5] SASAKI Y, 1995, S VLSI CIRC, P123
  • [6] SETA K, 1995, ISSCC, P318