Multi-level placement for large-scale mixed-size IC designs

被引：42
作者：
Chang, CC [1 ]
Cong, J [1 ]
Xin, Y [1 ]
机构：
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
来源：
ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE | 2003年
关键词：
D O I：
10.1109/ASPDAC.2003.1195036
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we study the large-scale mixed-size placement problem where there is a significant size variation between big and small placeable objects (the ratio can be as large as 10,000). We develop a multi-level optimization algorithm, MPG-MS, for this problem which can efficiently handle both large-scale designs and large size variations. Compared with the recently published work [1] on large-scale mixed macro and standard cell placement benchmarks for wirelength minimization, our method can achieve 13% wirelength reduction on average with comparable runtime.
引用
收藏
页码：325 / 330
页数：6
相关论文
共 50 条
  • [31] DAPA: A Dataflow-aware Analytical Placement Algorithm for Modern Mixed-size Circuit Designs
    Lin, Jai-Ming
    Huang, Wei-Fan
    Chen, Yao-Chieh
    Wang, Yi-Ting
    Wang, Po-Wen
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [32] Fast Multi-Level Connected Component Labeling for Large-scale Images
    Li, Yuhai
    2015 INTERNATIONAL CONFERENCE ON OPTOELECTRONICS AND MICROELECTRONICS (ICOM), 2015, : 334 - 337
  • [33] A multi-level conflict resolution method for large-scale robot system
    Liu, Shuhua
    Tian, Yantao
    Lin, Heping
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 109 - 109
  • [34] Multi-level optimization strategies for large-scale nonlinear process systems
    Biegler, Lorenz T.
    COMPUTERS & CHEMICAL ENGINEERING, 2024, 185
  • [35] MP-trees: A packing-based macro placement algorithm for mixed-size designs
    Chen, Tung-Chieh
    Yuh, Ping-Hung
    Chang, Yao-Wen
    Huang, Fwu-Juh
    Liu, Denny
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 447 - +
  • [36] Detailed-Routability-Driven Analytical Placement for Mixed-Size Designs with Technology and Region Constraints
    Huang, Chau-Chin
    Lee, Hsin-Ying
    Lin, Bo-Qiao
    Yang, Sheng-Wei
    Chang, Chin-Hao
    Chen, Szu-To
    Chang, Yao-Wen
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 508 - 513
  • [37] A robust mixed-size legalization and detailed placement algorithm
    Cong, Jason
    Xie, Min
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1349 - 1362
  • [38] On whitespace and stability in mixed-size placement and physical synthesis
    Adya, SN
    Markov, IL
    Villarrubia, PG
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 311 - 318
  • [39] An analytic placer for mixed-size placement and timing-driven placement
    Kahng, AB
    Wang, Q
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 565 - 572
  • [40] Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs
    Chuang, Yi-Lin
    Lee, Po-Wei
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (11) : 1649 - 1662
12345