A 900-MHz 1-V CMOS frequency synthesizer

被引:9
作者
Dehng, GK [1 ]
Yang, CY [1 ]
Hsu, JM [1 ]
Liu, SI [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
关键词
phase-locked loop; phase noise; prescaler; voltage doubler;
D O I
10.1109/4.859512
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 900-MHz I-V frequency synthesizer has been fabricated in a standard 0.35-mu m CMOS technology. The frequency synthesizer consists of a divide-by-128/129 and 64/65 dual-modulus prescaler, phase-frequency detector, charge pump, and voltage-doubler circuit with an external voltage-controlled oscillator (VCO) and passive loop filter. The on-chip voltage-doubler circuit converts the l-V supply voltage to the higher voltage which supplies the prescaler internally. In this way, the 900-MHz l-V frequency synthesizer with an external VCO can be achieved, The measured phase noise is -112.7 dBc/Hz at a 100-kHz offset from the carrier, and the synthesizer dissipates 3.56 mW (not including VCO's) from a single l-V supply when the switching frequency of the on-chip voltage doubler is 200 kHz and the power efficiency of the voltage doubler is 77.8%. The total chip area occupies 0.73 mm(2).
引用
收藏
页码:1211 / 1214
页数:4
相关论文
共 9 条
  • [1] A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops
    Chang, BS
    Park, JB
    Kim, WC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 749 - 752
  • [2] Back-gate forward bias method for low-voltage CMOS digital circuits
    Chen, MJ
    Ho, JS
    Huang, TH
    Yang, CH
    Jou, YN
    Wu, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 904 - 910
  • [3] A high-efficiency CMOS voltage doubler
    Favrat, P
    Deval, P
    Declercq, MJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) : 410 - 416
  • [4] Speed optimization of edge-triggered CMOS circuits for Gigahertz single-phase clocks
    Huang, QT
    Rogenmoser, R
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) : 456 - 465
  • [5] A 1.5-V full-swing bootstrapped CMOS large capacitive-load driver circuit suitable for low-voltage CMOS VLSI
    Lou, JH
    Kuo, JB
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 119 - 121
  • [6] 1-V POWER-SUPPLY HIGH-SPEED DIGITAL CIRCUIT TECHNOLOGY WITH MULTITHRESHOLD-VOLTAGE CMOS
    MUTOH, S
    DOUSEKI, T
    MATSUYA, Y
    AOKI, T
    SHIGEMATSU, S
    YAMADA, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) : 847 - 854
  • [7] ROGENMOSER R, 1994, IEEE 1994 CUST INT C, P387
  • [8] SEDRA AS, 1991, MICROELECTRONIC CIRC, P930
  • [9] New dynamic flip-flops for high-speed dual-modulus prescaler
    Yang, CY
    Dehng, GK
    Hsu, JM
    Liu, SI
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) : 1568 - 1571