Channel Thickness and Grain Size Engineering for Improvement of Variability and Performance in 3-D NAND Flash Memory

被引:16
作者
Nam, Kihoon [1 ]
Park, Chanyang [1 ]
Yoon, Jun-Sik [1 ]
Yang, Giho [1 ]
Park, Min Sang [2 ]
Baek, Rock-Hyun [1 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang 37673, South Korea
[2] SK Hynix Inc, Icheon 17336, South Korea
基金
新加坡国家研究基金会;
关键词
Electric variables; Flash memories; Ash; Market research; Computer architecture; Threshold voltage; Solid modeling; 3-D nand flash memory; channel thickness; grain size GS; polycrystalline silicon poly-Si; random grain boundary GB; threshold voltage Vth variability; POLYCRYSTALLINE SILICON; DENSITY; POLYSILICON; SIMULATION;
D O I
10.1109/TED.2022.3175681
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, to improve the threshold voltage ( $V_{th}$ ) variability and cell performance in three-dimensional (3-D) nand flash memory, we analyzed the electrical characteristics with respect to various channel thickness ( $T_{{ch}}$ ) and average grain size (GS) values. The 3-D random Voronoi grain patterns were applied to a polycrystalline silicon (poly-Si) channel to determine the actual grain shape using technology computer-aided design (TCAD). For statistical analysis, key electrical characteristics such as the threshold voltage ( $V_{{th}}$ ), subthreshold swing (SS), maximum transconductance ( $g_{m}$ ), and on-current ( $I_{{on}}$ ) were extracted from samples with different patterns of grain boundaries (GBs) at specific $T_{ch}$ and GS values. The standard deviation of $V_{th}$ ( $sigma V_{th}$ ) increased with an increase in GS at $T_{ch} $ > 22 nm, and no increase trend was observed for $sigma V_{th}$ at $T_{ch} $ < 22 nm. The mean SS, $g_{m}$ , and $I_{{on}}$ related to the performance improved overall with an increase in GS at the same $T_{{ch}}$ value. Based on a comprehensive analysis of various 3-D grain patterns, optimal structures were proposed in terms of variability and/or performance. Furthermore, based on the results, we suggest suitable $T_{{ch}}$ and GS parameters for the given target of 3-D nand flash devices.
引用
收藏
页码:3681 / 3687
页数:7
相关论文
共 34 条
[1]  
[Anonymous], 2012, IEDM, DOI DOI 10.1109/IEDM.2012.6479009
[2]  
[Anonymous], 2017, SentaurusDevice User Guide
[3]   Improvement of conduction in 3-D NAND memory devices by channel and junction optimization [J].
Arreghini, Antonio ;
Banerjee, Kaustuv ;
Verreck, Devin ;
Palayam, Senthil Vadakupudhu ;
Rosseel, Erik ;
Nyns, Laura ;
Van den Bosch, Geert ;
Furnemont, Arnaud .
2019 IEEE 11TH INTERNATIONAL MEMORY WORKSHOP (IMW 2019), 2019, :140-143
[4]   Performance Enhancement by Optimization of Poly Grain Size and Channel Thickness in a Vertical Channel 3-D NAND Flash Memory [J].
Bhatt, Upendra Mohan ;
Kumar, Arvind ;
Manhas, Sanjeev Kumar .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (05) :1781-1786
[5]   Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery [J].
Cai, Yu ;
Luo, Yixin ;
Ghose, Saugata ;
Mutlu, Onur .
2015 45TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, 2015, :438-449
[6]   An analytical grain-barrier height model and its characterization for intrinsic poly-Si thin-film transistor [J].
Chen, HL ;
Wu, CY .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (10) :2245-2247
[7]  
Choi ES, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[8]  
Congedo G, 2014, IEEE INT MEM WORKSH
[9]   Optimal integration and characteristics of vertical array devices for ultra-high density, Bit-Cost Scalable flash memory [J].
Fukuzumi, Yoshiaki ;
Katsumata, Ryota ;
Kito, Masaru ;
Kido, Masaru ;
Sato, Mitsuru ;
Tanaka, Hiroyasu ;
Nagata, Yuzo ;
Matsuoka, Yasuyuki ;
Iwata, Yoshihisa ;
Aochi, Hideaki ;
Nitayama, Akihiro .
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :449-+
[10]   3-D NAND Technology Achievements and Future Scaling Perspectives [J].
Goda, Akira .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) :1373-1381