Implementation and Performance Evaluation of Three Reconfigurable FFT Cores for Application in Software Defined Radio System

被引:0
作者
Ahmad, Jameel [1 ]
Iqbal, Waseem [1 ]
Butt, Muhammad Asim [1 ]
机构
[1] Univ Management & Technol, Sch Engn, Dept Elect Engn, C-2 Johar Town, Lahore 54770, Pakistan
来源
2017 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING (ICEE) | 2017年
关键词
Software defined radio; Fast Fourier Transform; OFDM; FPGA;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fast Fourier Transform (FFT) is computationally an efficient algorithm that transforms a function in time domain to function in frequency domain. All 3G and 4G wireless technologies use OFDM and FFT is an integral block of transceiver loop. In this paper three FFT architectures are designed that fall within the Cooley-Tukey class of algorithms. These FFT designs are targeted for OFDM applications especially in future generations of Software Defined Radio (SDR) systems. The FFT is performed on 64-point complex valued input samples with 16-bit precision. Each core is optimized for a combination of area, power, and speed. The design is targeted for a partially reconfigurable FPGA platform such as Xilinx Virtex-4 or above. The FFT cores have been simulated in ModelSim and synthesized using Xilinx ISE software. The cores can be readily downloaded on to target FPGA board to check for run time configurability. The performance evaluation of these cores show that they run at clock frequency of about 80MHz.
引用
收藏
页数:6
相关论文
共 16 条
  • [1] An efficient pipelined FFT architecture
    Chang, YN
    Parhi, KK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (06) : 322 - 325
  • [2] Elleithy K., 2015, NEW TRENDS NETWORKIN
  • [3] Pipelined Radix-2k Feedforward FFT Architectures
    Garrido, Mario
    Grajal, J.
    Sanchez, M. A.
    Gustafsson, Oscar
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 23 - 32
  • [4] Higher performance and lower power enhancements to VLIW architectures
    Gass, W
    [J]. SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 157 - 157
  • [5] Design and implementation of a 1024-point pipeline FFT processor
    He, S
    Torkelson, M
    [J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 131 - 134
  • [6] New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy
    Jo, BG
    Sunwoo, MH
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (05) : 911 - 919
  • [7] New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications
    Jung, YH
    Yoon, H
    Kim, J
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2003, 49 (01) : 14 - 20
  • [8] Low-power variable-length fast Fourier transform processor
    Lin, YT
    Tsai, PY
    Chiueh, TD
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (04): : 499 - 506
  • [9] Proakis JG., 1995, DIGIT SIGNAL PROCESS, V3rd
  • [10] Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units
    Qian, Zhuo
    Margala, Martin
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (09) : 3008 - 3012