Masking Soft Errors with Static Bitwise Analysis

被引:0
作者
Xu, Jianjun [1 ]
Meng, Xiankai [1 ]
Tan, Qingping [1 ]
Xue, Jingling [2 ]
机构
[1] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China
[2] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia
来源
2016 23RD ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE (APSEC 2016) | 2016年
基金
中国国家自然科学基金;
关键词
Soft Errors; Bitwise Analysis; Dataflow Analysis; LLVM Compiler; Program Reliability; PERFORMANCE;
D O I
10.1109/APSEC.2016.21
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Due to continuous improvements in the VLSI technologies, the dependability of computing, caused by soft errors, has become increasingly a design challenge. Current protection techniques usually incur significant economic costs, performance degradation or resource consumption. This paper introduces a lightweight software approach for mitigating soft errors. By exploiting the facts that many data values have narrow width or constant bits, indicating that a large fraction of binary bits are unused or constant, we can predict these data values before program execution. First of all, invariants concerning bit-level data widths and values are identified by performing two bitwise data-flow analyses. Based on the bitwise analysis results, the masking operations are inserted to clear the possible errors in the known-value bits for reducing the window of vulnerability. Then the program reliability is improved with minimum penalty. To improve the effectiveness, the covered mask analysis can remove the non-vital masking operations without affecting the dependability. We have implemented our approach in the LLVM compiler. The fault injection experimental results for the MiBench benchmarks indicate that our approach improves the reliability of programs by 8.03% while incurring only 1.61% performance overhead.
引用
收藏
页码:281 / 288
页数:8
相关论文
共 25 条
[1]  
Amrouch H., VLSID 11, P189
[2]  
Baumann R. C., 2007, INT TECHNOLOGY ROADM
[3]   Value-based clock gating and operation packing: Dynamic strategies for improving processor power and performance [J].
Brooks, D ;
Martonosi, M .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2000, 18 (02) :89-126
[4]  
Budiu M., EUROPAR 00, P969
[5]  
Guthaus M. R., IISWC 01, P3
[6]  
Johnson R., PLDI 93, P78
[7]   Enhanced Duplication: a Technique to Correct Soft Errors in Narrow Values [J].
Karsli, I. Burak ;
Reviriego, Pedro ;
Balli, M. Fatih ;
Ergin, Oguz ;
Maestro, J. A. .
IEEE COMPUTER ARCHITECTURE LETTERS, 2013, 12 (01) :13-16
[8]  
Lattner C., CGO 14, P75
[9]  
Lee J., DATE 09, P1367
[10]   EPIPE: A low-cost fault-tolerance technique considering WCET constraints [J].
Li, Jianli ;
Xue, Jingling ;
Xie, Xinwei ;
Wan, Qing ;
Tan, Qingping ;
Tan, Lanfang .
JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (10) :1383-1393