HW/SW codesign techniques for dynamically reconfigurable architectures

被引:44
作者
Noguera, J [1 ]
Badia, RM
机构
[1] Hewlett Packard Corp, Inkjet Commercial Div, Dept Res & Dev, Sant Cugat Del Valles 08190, Spain
[2] Tech Univ Catalonia, DAC, UPC, Comp Architecture Dept, Barcelona 08034, Spain
关键词
dynamic scheduling; dynamically reconfigurable architectures; HW/SW codesign; HW/SW partitioning;
D O I
10.1109/TVLSI.2002.801575
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardward/software (HW/SW) codesign and reconfigurable computing are commonly used methodologies for digital-systems design. However, no previous work has been carried out in order to define a HW/SW codesign methodology with dynamic scheduling for run-time reconfigurable architectures. In addition, all previous approaches to reconfigurable computing multicontext scheduling are based on static-scheduling techniques. In this paper, we present three main contributions: 1) a novel HW/SW codesign methodology with dynamic scheduling for discrete event systems using dynamically reconfigurable architectures; 2) a new dynamic approach to reconfigurable computing multicontext scheduling; and 3) a HW/SW partitioning algorithm for dynamically reconfigurable architectures'. We have developed a whole codesign framework, where we have applied our methodology and algorithms to the case study of software acceleration. An exhaustive study has been carried out, and the obtained results demonstrate the benefits of our approach.
引用
收藏
页码:399 / 415
页数:17
相关论文
共 34 条
[1]  
BALARIN F, 1998, IEEE DESIGN TEST JAN
[2]   Parallel simulation techniques for large-scale networks [J].
Bhatt, S ;
Fujimoto, R ;
Ogielski, A ;
Perumalla, K .
IEEE COMMUNICATIONS MAGAZINE, 1998, 36 (08) :42-47
[3]  
CAPONIO N, EURO T TELECOM
[4]  
CHATTA KS, 1999, P FPL 99 GLASG SCOTL
[5]  
DESHPANDE D, 1999, P PFGA 99 FEB, P206
[6]  
DICK RP, 1998, P INT C COMP AID DES
[7]  
Edwards M. D., 1997, J SYST ARCHITECTURE, V42, P1997
[8]   HARDWARE-SOFTWARE COSYNTHESIS FOR MICROCONTROLLERS [J].
ERNST, R ;
HENKEL, J ;
BENNER, T .
IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (04) :64-75
[9]  
FLEISCHMAN J, 1998, P CODES 98 SEATTL WA
[10]   An event-driven multi-threading architecture for embedded systems [J].
Gerndt, R ;
Ernst, R .
PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, :29-33