Field configurable system-on-chip device architecture

被引:11
|
作者
Knapp, S [1 ]
Tavana, D [1 ]
机构
[1] Triscend Corp, Mt View, CA 94043 USA
来源
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年
关键词
D O I
10.1109/CICC.2000.852639
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Time to market pressures, increasing system complexity, and smaller process geometries, are creating a market vacuum that will be increasingly addressed by an important emerging category of devices: the Configurable System-on-Chip (CsoC). These application specific programmable parts (ASPP) are single chip combinations of microprocessors, memory, dedicated peripheral functions, and embedded programmable logic. They provide unprecedented time-to-market benefits and field customization for the electronic systems of this upcoming decade. Integration of microprocessors, memory, peripherals, and programmable logic is made possible with a new bus architecture called the Configurable System Interconnect Bus (CSI). The Configurable System Interconnect Bus was specifically designed to facilitate re-use, guarantee timing, increase system throughput, and reduce system debug time in applications that require intense time-to-market and field upgrade. [GRAPHICS]
引用
收藏
页码:155 / 158
页数:4
相关论文
共 50 条
  • [21] Efficient bus architecture for system-on-chip design
    Cordan, Bill
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
  • [22] An embedded DRAM macro architecture for system-on-chip
    Sunaga, Toshio
    Hosokawa, Kohji
    Watanabe, Shinpei
    Mori, Masaya
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 131 - 134
  • [23] MediaSoC: A system-on-chip architecture for multimedia application
    Liu, P
    Wang, WD
    Xiao, ZB
    Lai, LY
    Teng, ZW
    Yu, GJ
    Yao, YB
    Chen, KM
    Jiang, ZD
    Zhang, YX
    Zhou, J
    Cai, WG
    Zhai, ZB
    Shi, C
    Yao, QD
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 161 - 164
  • [24] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
    Hu Yue-li
    Ding Qian
    2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
  • [25] A Configurable OFDM Baseband Processor for RF-UOWC System-on-Chip
    Adiono, Trio
    Setiawan, Erwin
    Jonathan, Michael
    Mulyawan, Rahmat
    Sutisna, Nana
    Syafalni, Infall
    Popoola, Wasiu O.
    2024 ASIA PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE, APSIPA ASC, 2024,
  • [26] Isolating Trust in an Industrial Control System-on-Chip Architecture
    Franklin, Zane R.
    Patterson, Cameron D.
    Lerner, Lee W.
    Prado, Ron J.
    2014 7TH INTERNATIONAL SYMPOSIUM ON RESILIENT CONTROL SYSTEMS (ISRCS), 2014,
  • [27] PACT XPP architecture in adaptive system-on-chip integration
    Becker, J
    Vorbach, M
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 21 - 30
  • [28] A TROJAN-RESISTANT SYSTEM-ON-CHIP BUS ARCHITECTURE
    Kim, Lok-Won
    Villasenor, John D.
    Koc, Cetin K.
    MILCOM 2009 - 2009 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-4, 2009, : 2452 - +
  • [29] Composability in the Time-Triggered System-on-Chip Architecture
    Kopetz, H.
    El Salloum, C.
    Huber, B.
    Obermaisser, R.
    Paukovits, C.
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 87 - 90
  • [30] System-on-chip architecture design for intelligent sensor networks
    Fang, Wai-Chi
    Kedar, Sharon
    Owen, Susan
    Wei, Gu-Yeon
    Brooks, David
    IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2006, : 579 - +