An Ultra-Low-Power RFID/NFC Frontend IC Using 0.18 μm CMOS Technology for Passive Tag Applications

被引:13
作者
Bhattacharyya, Mayukh [1 ]
Gruenwald, Waldemar [1 ]
Jansen, Dirk [1 ]
Reindl, Leonhard [2 ]
Aghassi-Hagmann, Jasmin [1 ,3 ]
机构
[1] Univ Appl Sci Offenburg, Inst Appl Res, D-77652 Offenburg, Germany
[2] Univ Freiburg, Dept Microsyst Engn, D-79098 Freiburg, Germany
[3] KIT, Inst Nanotechnol, Hermann vom Helmholtz Pl 1, D-76344 Eggenstein Leopoldshafen, Germany
关键词
RFID (radio frequency identification); NFC (near field communication); passive tag; comparator; demodulation; SENSOR; EFFICIENCY; CIRCUIT; NFC; TRANSCEIVER; RECTIFIER; DESIGN; SYSTEM; LINK;
D O I
10.3390/s18051452
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Battery-less passive sensor tags based on RFID or NFC technology have achieved much popularity in recent times. Passive tags are widely used for various applications like inventory control or in biotelemetry. In this paper, we present a new RFID/NFC frontend IC (integrated circuit) for 13.56 MHz passive tag applications. The design of the frontend IC is compatible with the standard ISO 15693/NFC 5. The paper discusses the analog design part in details with a brief overview of the digital interface and some of the critical measured parameters. A novel approach is adopted for the demodulator design, to demodulate the 10% ASK (amplitude shift keying) signal. The demodulator circuit consists of a comparator designed with a preset offset voltage. The comparator circuit design is discussed in detail. The power consumption of the bandgap reference circuit is used as the load for the envelope detection of the ASK modulated signal. The sub-threshold operation and low-supply-voltage are used extensively in the analog design to keep the power consumption low. The IC was fabricated using 0.18 mu m CMOS technology in a die area of 1.5 mm x 1.5 mm and an effective area of 0.7 mm(2). The minimum supply voltage desired is 1.2 V, for which the total power consumption is 107 mu W. The analog part of the design consumes only 36 mu W, which is low in comparison to other contemporary passive tags ICs. Eventually, a passive tag is developed using the frontend IC, a microcontroller, a temperature and a pressure sensor. A smart NFC device is used to readout the sensor data from the tag employing an Android-based application software. The measurement results demonstrate the full passive operational capability. The IC is suitable for low-power and low-cost industrial or biomedical battery-less sensor applications. A figure-of-merit (FOM) is proposed in this paper which is taken as a reference for comparison with other related state-of-the-art researches.
引用
收藏
页数:30
相关论文
共 71 条
[1]   Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial [J].
Alioto, Massimo .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) :3-29
[2]   Universal Principles for Ultra Low Power and Energy Efficient Design [J].
不详 .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (04) :193-198
[3]  
[Anonymous], 2011, NFC TYP 4 TAG OP SPE
[4]  
[Anonymous], 2015, NFC TYP 5 TAG OP SPE
[5]  
[Anonymous], 2000, ID CARDS TES METH 7
[6]  
[Anonymous], 2011, NFC TYP 1 TAG OP SPE
[7]  
[Anonymous], P IEEE INT SOL STAT
[8]  
[Anonymous], 1999, ID CARDS CONT INT 2
[9]  
[Anonymous], 2011, NFC TYP 3 TAG OP SPE
[10]  
[Anonymous], 2011, NFC FOR