Fast fault simulation for nonlinear analog circuits

被引:4
作者
Engin, N
Kerkhoff, HG
机构
[1] Philips Res Labs, NL-5656 AA Eindhoven, Netherlands
[2] MESA & Res Inst, Testable Design & Testing Microsyst Grp, Enschede, Netherlands
[3] Univ Twente, Fac Elect Engn, Enschede, Netherlands
来源
IEEE DESIGN & TEST OF COMPUTERS | 2003年 / 20卷 / 02期
关键词
D O I
10.1109/MDT.2003.1188261
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new method of transient fault simulation uses dc bias grouping of faulty circuits and decreases the number of Newton-Raphson iterations needed to reach a solution. An experimental tool implementing this method achieves a speedup of 20% to 30% on a flat netlist.
引用
收藏
页码:40 / 47
页数:8
相关论文
共 50 条
[41]   FAULT PREDICTION FOR ANALOG CIRCUITS - COMMENT [J].
PRASAD, VC ;
PINJALA, SNR .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1990, 9 (04) :505-505
[42]   FAULT PREDICTION FOR ANALOG CIRCUITS - REPLY [J].
JIANG, BL ;
WEY, CL ;
FAN, LJ .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1990, 9 (04) :503-503
[43]   Functional fault models for analog circuits [J].
Malyshenko, YV .
IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (02) :80-85
[44]   FAULT-DIAGNOSIS OF ANALOG CIRCUITS [J].
BANDLER, JW ;
SALAMA, AE .
PROCEEDINGS OF THE IEEE, 1985, 73 (08) :1279-1325
[45]   The multilevel simulation of analog circuits [J].
Wu, MQ ;
Wang, W .
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, :497-500
[46]   Fault diagnosis method of analog circuits based on characteristics of the nonlinear frequency spectrum and KPCA [J].
Han, Haitao ;
Ma, Hongguang ;
Cao, Jianfu ;
Zhang, Jialiang .
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2012, 27 (08) :248-254
[47]   Fault diagnosis of nonlinear analog circuits using generalized frequency response function and LSSVM [J].
Zhang, Jialiang ;
Yang, Yaowang .
PLOS ONE, 2024, 19 (12)
[48]   Node-voltage increments based soft fault diagnosis of nonlinear analog circuits [J].
Hu, Mei ;
Wang, Hong ;
Yang, Shi-Yuan ;
Hu, Geng .
Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2008, 30 (02) :379-383
[49]   Nonlinear analog DC fault simulation by one-step relaxation [J].
Tian, MW ;
Shi, CJR .
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, :126-131
[50]   Nonlinear macromodels for time-domain simulation of analog-discrete circuits [J].
Georgiev, V. ;
Gadjeva, E. ;
Stanchev, K. .
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 :509-512