Suitability Analysis of FPGAs for Heterogeneous Platforms in HPC

被引:31
作者
Escobar, Fernando A. [1 ]
Chang, Xin [1 ]
Valderrama, Carlos [1 ]
机构
[1] Univ Mons, Dept Elect & Microelect, B-7000 Mons, Belgium
关键词
High performance computing; FPGA; heterogeneous architectures; design approach; suitability; HIGH-THROUGHPUT; IMPLEMENTATION; OPTIMIZATION; ENCRYPTION; ALGORITHMS; HARDWARE; GPUS;
D O I
10.1109/TPDS.2015.2407896
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
High performance computing (HPC) systems currently integrate several resources such as multi-cores (CPUs), graphic processing units (GPUs) and reconfigurable logic devices, like field programmable gate arrays (FPGAs). The role of the latter two has traditionally being confined to act as secondary accelerators rather than as main execution units. We perform a deep survey around state of the art research and implementation of HPC algorithms; we extract features relevant to each family and list them as key factors to obtain higher performance. Due to the broad spectra of the survey we only include the most complete references found. We provide a general classification of the 13 HPC families with respect to their needs and suitability for hardware implementation. In addition, we present an analysis based on current and future technology availability as well as in particular aspects identified in the survey. Finally we list general guidelines and opportunities to be accounted for in future heterogeneous designs that employ FPGAs for HPC.
引用
收藏
页码:600 / 612
页数:13
相关论文
共 123 条
[1]  
Akamine T., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P136, DOI 10.1109/FPL.2012.6339277
[2]  
[Anonymous], 2009, PROC VLDB ENDOW
[3]  
[Anonymous], 2011, INT C FIELD PROGRAMM
[4]  
[Anonymous], 2012, P 26 ACM INT C SUPER, DOI [DOI 10.1145/2304576.2304619, 10.1145/2304576.2304619]
[5]  
[Anonymous], 1999, Technical report LBNL-44289
[6]  
[Anonymous], 2015, XIL DEL IND 1 4M LOG
[7]  
Asanovic Krste., 2009, ACM, P56
[8]   CyGraph: A Reconfigurable Architecture for Parallel Breadth-First Search [J].
Attia, Osama G. ;
Johnson, Tyler ;
Townsend, Kevin ;
Jones, Philip ;
Zambreno, Joseph .
PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2014, :228-235
[9]   Optimization of Weighted Finite State Transducer for Speech Recognition [J].
Aubert, Louis-Marie ;
Woods, Roger ;
Fischaber, Scott ;
Veitch, Richard .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (08) :1607-1615
[10]  
Ballard G., 2013, THESIS U CALIFORNIA