High-Q inductors and transmission lines on 20 Ω.cm Si using wafer-level packaging technology

被引:0
|
作者
Carchon, G [1 ]
Sun, X [1 ]
De Raedt, W [1 ]
机构
[1] IMEC, B-3001 Heverlee, Belgium
关键词
Wafer-Level Packaging; post-processing; thinfilm; above-IC; inductor; transmission line;
D O I
10.1109/SMIC.2003.1196682
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High Q on-chip inductors and low loss on-chip interconnects and transmission lines are an important roadblock for the further development of Si-based technologies at RF and microwave frequencies. In this paper, inductors are realised on 20 Omega.cm Si wafers using thin-film Wafer-Level Packaging (WLP) technology: two low K benzo-cyclobutene (BCB, epsilon(r)=2.65) dielectric layers and a thick Cu interconnect layer are deposited on floating Si substrates. Inductors with 5 mum minimum lines and spaces are demonstrated for a 5 mum thick Cu layer, hereby leading to very compact and high performance inductors: maximum Q-factors of 25 have been obtained for inductances in the range of 1 to 5 nH. It is shown how Q-factor and resonance frequency vary as a function of the inductor layout parameters and the thickness of the BCB and Cu layers. The realised 50 Omega CPW lines (lateral dimension of 40 mum) have a measured loss of only 0.2 dB/mm@25 GHz. A good agreement between measured and simulated performance has been obtained.
引用
收藏
页码:111 / 114
页数:4
相关论文
共 50 条
  • [1] Wafer-level packaging technology for high-Q on-chip inductors and transmission lines
    Carchon, GJ
    De Raedt, W
    Beyne, E
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (04) : 1244 - 1251
  • [2] High-Q RF inductors on standard silicon realized using wafer-level packaging techniques
    Carchon, G
    Jenei, S
    Carbonell, L
    Van Hove, M
    Decoutere, S
    De Raedt, W
    Maex, K
    Beyne, E
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 1287 - 1290
  • [3] Analysis of high-Q on-chip inductors realized by wafer-level packaging techniques
    Sun, X
    Carchon, G
    De Raedt, W
    Beyne, E
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1510 - 1515
  • [4] Suspended of high-Q integrated inductors using wafer level packaging technologies
    Han, Mei
    Luo, Le
    Wang, Shuangfu
    Wang, Tianxi
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 648 - 650
  • [5] Novel symmetric high Q inductors fabricated using wafer-level CSP technology
    Aoki, Yutaka
    Shimizu, Shoichi
    Honjo, Kazuhiko
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 504 - +
  • [6] Novel symmetric high Q inductors fabricated using wafer-level CSP technology
    Aoki, Yutaka
    Shimizu, Shoichi
    Honjo, Kazuhiko
    2007 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-4, 2007, : 1137 - +
  • [7] Wafer-level packaging technology for extended global wiring and inductors
    Carchon, G
    Carbonell, L
    Jenei, S
    Van Hove, M
    Decoutere, S
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 103 - 106
  • [8] High-Q On-Chip Inductors Embedded in Wafer-Level Package for RFIC Applications
    Feng, Tao
    Cai, Jian
    Kwon, Henri H. K.
    Wang, Qian
    Dou, Xinyu
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 121 - +
  • [9] High-Q Coupled Mode Resonator Based on Wafer-Level Transfer Technology
    Zhao, Jicong
    Lv, Shitao
    Sun, Zexin
    Cang, Dongqing
    Sun, Haiyan
    Shi, Quan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (04) : 1977 - 1985
  • [10] High-Q RF inductors on 20 Ω.cm silicon realized through wafer-level packaging techniques (Reprinted from Proc. 35th International Symposium on Microelectronics, 2002)
    Carchon, GJ
    De Raedt, W
    Beyne, E
    MICROELECTRONICS INTERNATIONAL, 2003, 20 (01) : 26 - 30