Design of the RRAM-Based Polymorphic Look-Up Table Scheme

被引:7
作者
Cui, Xiaole [1 ]
Li, Xiang [1 ]
Zhang, Miaomiao [1 ]
Cui, Xiaoxin [2 ]
机构
[1] Peking Univ, Key Lab Integrated Microsyst, Shenzhen Grad Sch, Shenzhen 518055, Peoples R China
[2] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
基金
中国国家自然科学基金;
关键词
Logic gates; Table lookup; Resistance; Foundries; Resists; Reverse engineering; Logic functions; RRAM; polymorphic gate; look-up table;
D O I
10.1109/JEDS.2019.2934471
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The polymorphic gates are the circuit cells that deliver different functions with the different external input, supply voltage or temperature. It is an effective method to resist the reverse engineering attacks, for the attackers cannot distinguish the correct function based on the netlist of the circuit. The researchers have found out that the RRAM based Look-Up Table (LUT) has higher performance and less area, comparing with the CMOS based counterparts. However, the attackers can tell the functions of the previous proposed RRAM based LUTs by measuring the resistance states of the RRAM cells. This work proposes an RRAM based polymorphic gate, which implements 16 basic logic functions with 8 RRAM cells in 4 working cycles. Furthermore, the multi-input LUT scheme is proposed based on the polymorphic gate. It is difficult for the attackers to distinguish the circuit function, because the function of the LUT is determined by the applied voltages and the resistance states of the RRAM devices, and the n-input LUT circuit is implemented with the constant area regardless of the number of inputs.
引用
收藏
页码:949 / 953
页数:5
相关论文
共 12 条
  • [1] Almurib HAF, 2014, INT CONF NANO MICRO, P448, DOI 10.1109/NEMS.2014.6908847
  • [2] Broadfoot T, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P169, DOI 10.1109/HST.2017.7951833
  • [3] Gaillardon PE, 2012, IEEE INT CONF VLSI, P93
  • [4] A Compact Memristor-CMOS Hybrid Look-Up-Table Design and Potential Application in FPGA
    Guo, Yanwen
    Wang, Xiaoping
    Zeng, Zhigang
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 2144 - 2148
  • [5] A SPICE Model of Resistive Random Access Memory for Large-Scale Memory Array Simulation
    Li, Haitong
    Huang, Peng
    Gao, Bin
    Chen, Bing
    Liu, Xiaoyan
    Kang, Jinfeng
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (02) : 211 - 213
  • [6] Rezaei A., 2018, P IEEE DES AUT TEST, P165
  • [7] Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration
    Stoica, A
    Zebulurn, RS
    Guo, X
    Keyrneulen, D
    Ferguson, MI
    Duong, V
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (04): : 295 - 300
  • [8] Stoica A., 2001, International Conference on Evolvable Systems, P291
  • [9] Torrance R, 2011, DES AUT CON, P333
  • [10] Wang T, 2018, ASIA S PACIF DES AUT, P90, DOI 10.1109/ASPDAC.2018.8297288