共 18 条
[1]
A VLSI architecture for arithmetic coding of multilevel images
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1998, 45 (01)
:163-168
[4]
A METHOD FOR THE CONSTRUCTION OF MINIMUM-REDUNDANCY CODES
[J].
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS,
1952, 40 (09)
:1098-1101
[5]
*ISO IEC, 1998, JTC1SC29WG11 ISOIE 2
[6]
Novel design of arithmetic coding for data compression
[J].
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES,
1995, 142 (06)
:419-424
[7]
Hardware module for an adaptive modeling unit of multi-symbol multiplication-free arithmetic encoder
[J].
2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION,
2000,
:285-294
[8]
OMAKI R, 1999, IEEE TENCOM, P1343
[9]
Pennebaker WB, 1988, IBM J RES DEV, V32
[10]
PRINTZ H, 1993, IEEE DCC 93, P128