70-Gbit/s multiplexer and 50-Gbit/s decision IC modules using InAlAs/InGaAs/InP HEMTs

被引：0
|
作者：
Murata, K [1 ]
Otsuji, T
Sano, E
Kimura, S
Yamane, Y
机构：
[1] NTT, Network Innovat Labs, Yokosuka, Kanagawa 2390847, Japan
[2] NTT, Photon Labs, Atsugi, Kanagawa 2340124, Japan
来源：
IEICE TRANSACTIONS ON ELECTRONICS | 2000年 / E83C卷 / 07期
关键词：
multiplexer; decision; module; InAlAs/InGaAs/InP HEMT; optical communication;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The authors report ultra-high-speed digital IC modules that use 0.1-mu m InAlAs/InGaAs/InP HEMTs for broad-band optical fiber communication systems. The multiplexer IC module operated at up to 70 Gbit/s, and error-free operation of the decision IC module was confirmed at 50 Gbit/s. The speed of each module is the fastest yet reported for its kind.
引用
收藏
页码：1166 / 1169
页数：4
相关论文
共 50 条
  • [31] VERSATILE ECL-MULTIPLEXER-IC FOR THE GBIT-S RANGE
    HUGHES, JB
    COUGHLIN, JB
    HARBOTT, RG
    VANDENHURK, THJ
    VANDENBERGH, BJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (05) : 812 - 817
  • [32] 45Gbit/s AlGaAs/GaAs HEMT multiplexer IC
    Lao, Z
    Nowotny, U
    Thiede, A
    Hurm, V
    Kaufel, G
    RiegerMotzer, M
    Bronner, W
    Seibel, J
    Hulsmann, A
    ELECTRONICS LETTERS, 1997, 33 (07) : 589 - 590
  • [33] 50-Gbit/s InPHEMT 4 : 1 multiplexer/1 : 4 demultiplexer chip set with a multiphase clock architecture
    Sano, K
    Murata, K
    Kitabayashi, H
    Sugitani, S
    Sugahara, H
    Enoki, T
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (12) : 2548 - 2554
  • [34] 40 Gbit/s digital IC fabricated using InP/GaAsSb/InP DHBT technology
    Konczykowska, A
    Riet, M
    Berdaguer, P
    Bove, P
    Kahn, M
    Godin, J
    ELECTRONICS LETTERS, 2005, 41 (16) : 905 - 906
  • [35] 20Gbit/s regenerative receiver IC using InP/InGaAs double-heterostructure bipolar transistors
    Sano, E
    Kurishima, K
    Yamahata, S
    ELECTRONICS LETTERS, 1997, 33 (02) : 159 - 160
  • [36] 90 Gbit/s 0.5 W decision circuit using InP/InGaAs double heterojunction bipolar transistors
    Ishii, K
    Sano, K
    Murata, K
    Ida, M
    Kurishima, K
    Shibata, T
    Enoki, T
    Sugahara, H
    ELECTRONICS LETTERS, 2004, 40 (16) : 1020 - 1021
  • [37] 50-Gbit/s operation of monolithic WGPD/HEMT receiver OEIC module
    Takahata, K
    Miyamoto, Y
    Muramoto, Y
    Fukano, H
    Matsuoka, Y
    24TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION, VOL 1-3: VOL 1: REGULAR AND INVITED PAPERS; VOL 2: TUTORIALS AND SYMPOSIUM PAPERS; VOL 3: POSTDEADLINE PAPERS, 1998, : B67 - B69
  • [38] CMOS transceiver chip allows 50-Gbit/s serial data transmissions
    Frenzel, L
    ELECTRONIC DESIGN, 2000, 48 (26) : 73 - +
  • [39] Lateral design of InP/InGaAs DHBTs for 40 Gbit/s ICs
    Blayac, S
    Riet, M
    Benchimol, JL
    Berdaguer, P
    Kauffman, N
    Godin, J
    Scavennec, A
    2000 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2000, : 481 - 484
  • [40] Lateral design of InP/InGaAs DHBTs for 40 Gbit/s ICs
    Blayac, S., 2000,
12345