CryptoBooster: A reconfigurable and modular cryptographic coprocessor

被引：0
作者：
Mosanya, E [1 ]
Teuscher, C
Restrepo, HF
Galley, P
Sanchez, E
机构：
[1] Swiss Fed Inst Technol, Log Syst Lab, CH-1015 Lausanne, Switzerland
[2] LIGHTNING Instrumentat SA, CH-1010 Lausanne, Switzerland
来源：
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS | 1999年 / 1717卷
关键词：
cryptography; coprocessor; reconfiguration; FPGA; IDEA;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The CryptoBooster is a modular and reconfigurable cryptographic coprocessor that takes full advantage of current high-performance reconfigurable circuits (FPGAs) and their partial reconfigurability. The CryptoBooster works as a coprocessor with a host system in order to accelerate cryptographic operations. A series of cryptographic modules for different encryption algorithms are planned. The first module we implemented is IDEACore, an encryption core for the International Data Encryption Algorithm (IDEA(TM)).
引用
收藏
页码：246 / 256
页数：11
相关论文
共 15 条
[1]  
[Anonymous], ADV CRYPTOLOGY EUROC
[2]  
BONNENBERG H, 1991, P INT C COMP DES VLS, P510
[3]  
CASPI E, 1996, IDEA BENCHMARK RECON
[4]  
CURIGER A, 1993, P IEEE CICC93 SAN DI
[5]   REGULAR VLSI ARCHITECTURES FOR MULTIPLICATION MODULO (2N + 1) [J].
CURIGER, AV ;
BONNENBERG, H ;
KAESLIN, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (07) :990-994
[6]   NEW MEMORYLESS, MOD (2N+/- 1)RESIDUE MULTIPLIER [J].
HIASAT, A .
ELECTRONICS LETTERS, 1992, 28 (03) :314-315
[7]  
*ISO, 1997, INF TECHN SEC T 0415, P10116
[8]  
Ma YT, 1998, IEEE T COMPUT, V47, P333
[9]  
Massey J, 1993, Patent No. [US5214703A, 5214703]
[10]  
MASSEY JL, 1991, PCTCH9100117
12