High-speed single flux-quantum up/down counter for neural computation using stochastic logic

被引:10
|
作者
Onomi, T. [1 ]
Kondo, T. [1 ]
Nakajima, K. [1 ]
机构
[1] Tohoku Univ, Elect Commun Res Inst, Aoba Ku, Sendai, Miyagi 9808577, Japan
来源
8TH EUROPEAN CONFERENCE ON APPLIED SUPERCONDUCTIVITY (EUCAS'07) | 2008年 / 97卷
关键词
D O I
10.1088/1742-6596/97/1/012187
中图分类号
O59 [应用物理学];
学科分类号
摘要
We propose the high-speed single flux-quantum(SFQ) up/down counter for the neural computation using stochastic logic. Up and down signals are counted by two independent counters, respectively. The proposed counter circuit can count SFQ signals of 50GHz with large operation margins. To realize the up/down counter, we fabricated a 2-bit up counter circuit and a 2-bit down counter circuit as basic blocks by Nb integrated circuits. The low-speed test results of these circuits show correct operations. We also measured dc voltages of Josephson transmission lines to investigate the responses of carry operations for SFQ pulse trains. The results show that the counter circuits have potential to count 144GHz SFQ pulses.
引用
收藏
页数:6
相关论文
共 38 条
  • [1] Implementation of High-Speed Single Flux-Quantum Up/Down Counter for the Neural Computation Using Stochastic Logic
    Onomi, Takeshi
    Kondo, Taizo
    Nakajima, Koji
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2009, 19 (03) : 626 - 629
  • [2] HIGH-SPEED SYNCHRONOUS BCD (8421) UP-DOWN COUNTER
    ILIAS, MM
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1978, 44 (05) : 559 - 560
  • [3] High-speed demonstration of single-flux-quantum cross-bar switch up to 50 GHz
    Kameda, Y
    Yorozu, S
    Hashimoto, Y
    Terai, H
    Fujimaki, A
    Yoshikawa, N
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (01) : 6 - 10
  • [4] High-speed operation of a single-flux-quantum (SFQ) cross/bar switch up to 35 GHz
    Kameda, Y
    Yorozu, S
    Terai, H
    Fujimaki, A
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 2163 - 2166
  • [5] Demonstration of a 47.8 GHz High-Speed FFT Processor Using Single-Flux-Quantum Technology
    Ke, Fei
    Chen, Olivia
    Wang, Yanzhi
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [6] A High-Speed and Low-power Up/down Counter in 0.18-μm CMOS Technology
    Zhang, Tangbiao
    Hu, QingSheng
    2012 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING (WCSP 2012), 2012,
  • [7] High-speed demonstration of an output interface driver for single-flux quantum systems
    Harada, N
    Yoshida, A
    Yokoyama, N
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2002, 12 (03) : 1852 - 1856
  • [8] Design of Up - Down Counter as SAR Logic for High Speed SAR ADC used in Health Care System
    Ragit, Chandrakant S. .
    Badjate, Sanjay
    2016 CONFERENCE ON ADVANCES IN SIGNAL PROCESSING (CASP), 2016, : 465 - 468
  • [9] High-Speed Operation of a Single Flux Quantum Multiple Input Merger Using a Magnetically Coupled SQUID Stack
    Sato, Koji
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2015, 25 (03) : 1301605
  • [10] A High-Speed Interface Based on a Josephson Latching Driver for Adiabatic Quantum-Flux-Parametron Logic
    China, Fumihiro
    Takeuchi, Naoki
    Suzuki, Hideo
    Yamanashi, Yuki
    Terai, Hirotaka
    Yoshikawa, Nobuyuki
    IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (06) : 264 - 269