FPGA Implementation of High-Frequency Software Radio Receiver

被引:4
作者
Vucic, Mladen [1 ]
Molnar, Goran [1 ]
Butorac, Marko [1 ]
机构
[1] Univ Zagreb, Fac Elect Engn & Comp, HR-10000 Zagreb, Croatia
来源
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5 | 2009年
关键词
D O I
10.1109/ISCAS.2009.5117937
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
State-of-the-art analog-to-digital converters allow the design of high-frequency software radio receivers that use baseband signal processing. However, such receivers are rarely considered in literature. In this paper, we describe the design of a high-performance receiver operating at high frequencies, whose digital part is entirely implemented in an FPGA device. The design of digital subsystem is given, together with the design of a low-cost analog front end.
引用
收藏
页码:1040 / 1043
页数:4
相关论文
共 22 条
[1]   The path to the software-defined radio receiver [J].
Abidi, Asad A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) :954-966
[2]  
ALIKE P, 1996, 052 XAPP
[3]  
*AN DEV INC, 2004, AD8099 ULTR DIST HIG
[4]  
[Anonymous], PICOBLAZE 8 BIT EMB
[5]  
AWAN MUR, 2007, P 26 NORCH C AALB DE
[6]  
BRANNON B, 1995, AN410 AN DEV
[7]  
Chamberlain MW, 2005, IEEE MILIT COMMUN C, P2448
[8]  
Davies NC, 2000, IEE CONF PUBL, P249, DOI 10.1049/cp:20000183
[9]   Design and implementation of a portable software radio [J].
Dickens, Michael L. ;
Dunn, Brian P. ;
Laneman, J. Nicholas .
IEEE COMMUNICATIONS MAGAZINE, 2008, 46 (08) :58-66
[10]   Efficient software defined radio implementations of GNSS receivers [J].
Girau, Gianmarco ;
Tomatis, Andrea ;
Dovis, Fabio ;
Mulassano, Paolo .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :1733-+