A Novel High-Pass Delta-Sigma Modulator-Based Digital-IF Transmitter With Enhanced Performance for SDR Applications

被引:8
|
作者
Ben Arfi, Anis [1 ]
Jouzdani, Maryam [1 ]
Helaoui, Mohamed [1 ]
Ghannouchi, Fadhel M. [1 ]
机构
[1] Univ Calgary, Elect & Comp Engn Dept, Calgary, AB T2N 1N4, Canada
关键词
Radio frequency; Quantization (signal); Radio transmitters; Frequency modulation; Topology; Cartesian delta-sigma modulator; band-pass filter (BPF); switch-mode power amplifier (SMPA); quantization noise; complex delta-sigma modulator (CxDSM); digital-IF transmitter; EFFICIENCY; POLAR;
D O I
10.1109/TCSII.2019.2894096
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a new transmitter architecture based on digital-intermediate frequency (IF) high-pass delta-sigma modulator (HPDSM). The proposed digital-IF transmitter topology utilizes a novel complex HPDSM topology to address the high quantization-noise power problem in Cartesian band-pass BPDSM and HPDSM-based digital-IF transmitters, without increasing the oversampling ratio of the signal or the clock rate of the system. To evaluate the performance of the new digital-IF transmitter system, a comparison with its Cartesian band-pass and high-pass counterparts, in terms of signal to noise and distortion radio (SNDR) and coding efficiency, was established. A simulation using 8 dB peak to average power ratio long term evolution signals with 1.24-MHz bandwidth showed that by integrating the proposed second-order complex HPDSM digital-IF in the transmitter, the power of the quantization noise is significantly reduced. The transmitter digital blocks were implemented on the BEEcube software-defined radio prototyping platform. The input signal is encoded by the new HPDSM topology and is up-converted and then fed to the inverse class-F switch-mode power amplifier. An overall efficiency of 12% was achieved by the proposed topology. Moreover, the output signal SNDR reached 37.8 dB and the adjacent channel leakage ratio at the lower and upper 1.25-MHz offset frequencies measured is equal to -35 dBc.
引用
收藏
页码:1795 / 1799
页数:5
相关论文
共 50 条
  • [21] AN FPGA BASED 1-BIT ALL DIGITAL TRANSMITTER EMPLOYING DELTA-SIGMA MODULATION WITH RF OUTPUT FOR SDR
    Shehata, Khaled A.
    Aboul-Dahab, Mohamed A.
    El Ramly, Salwa H.
    Hamouda, Karim A.
    SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 343 - +
  • [22] Chopper-stabilized high-pass sigma delta modulator utilizing a resonator structure
    Ishida, K
    Fujishima, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (09) : 627 - 631
  • [23] Delta-Sigma Modulator-Embedded Digital Predistortion for 5G Transmitter Linearization
    Othmani, Marouan
    Boulejfen, Noureddine
    Brihuega, Alberto
    Ghannouchi, Fadhel M.
    Allen, Markus
    Valkama, Mikko
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2022, 70 (08) : 5558 - 5571
  • [24] Digital Mobile Fronthaul Based on Performance Enhanced Multi-Stage Noise-Shaping Delta-Sigma Modulator
    Bai, Ke
    Zou, Dongdong
    Zhang, Zixuan
    Li, Zibin
    Wang, Wei
    Sui, Qi
    Cao, Zizheng
    Li, Fan
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2021, 39 (02) : 439 - 447
  • [25] A low power third order delta-sigma modulator for digital audio applications
    Ranjbar, Mohammad
    Lahiji, G. Roientan
    Oliaei, Omid
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4759 - +
  • [26] Delta-Sigma Modulator with Relaxed Feedback Timing for High Speed Applications
    Jung, Youngho
    Jeon, Jooyoung
    ELECTRONICS, 2019, 8 (10)
  • [27] Linear and Efficient Three-Level Polar Delta-Sigma Modulator Based Transmitter
    Elsayed, Fahmi
    Ebrahimi, Mojtaba
    Helaoui, Mohamed
    Ghannouchi, Fadhel
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [28] Complexity-Reduced Parallel Time-Interleaved Delta-Sigma Modulator for Transmitter Applications
    Majd, Nasser Erfani
    Fani, Rezvan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (14)
  • [29] SRAM In-Memory Computing Macro With Delta-Sigma Modulator-Based Variable-Resolution Activation
    Damodaran, Vasundhara
    Liu, Ziyu
    Meng, Jian
    Seo, Jae-Sun
    Sanyal, Arindam
    IEEE SOLID-STATE CIRCUITS LETTERS, 2023, 6 : 293 - 296
  • [30] Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis
    Sun, LZ
    Lepley, T
    Nozahic, F
    Bellissant, A
    Kwasniewski, T
    Heim, B
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 152 - 155