Three-dimensional statistical simulation of gate leakage fluctuations due to combined interface roughness and random dopants

被引:1
作者
Markov, Stanislav [1 ]
Brown, Andrew R. [1 ]
Cheng, Binjie [1 ]
Roy, Gareth [1 ]
Roy, Scott [1 ]
Asenov, Asen [1 ]
机构
[1] Univ Glasgow, Dept Elect & Elect Engn, Glasgow G12 8LT, Lanark, Scotland
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2007年 / 46卷 / 4B期
关键词
gate leakage fluctuations; direct tunnelling; random dopant; interface roughness; oxide thickness variation; 3D modelling and simulation; MOSFET;
D O I
10.1143/JJAP.46.2112
中图分类号
O59 [应用物理学];
学科分类号
摘要
A three-dimensional simulation methodology allowing statistical study of the direct tunnelling gate current fluctuations in realistic nano-scale metal-oxide-semiconductor field effect transistors (MOSFETs) is presented. The approach has been applied to study the gate leakage fluctuations due to the combined effect of oxide thickness variation.(OTV) and discrete random dopants (RD) in an example 25 nm gate length MOSFET. OTV is the primary source of gate leakage fluctuations at high gate voltage, while RD are the main factor at high drain voltage. Both OTV and RD contribute to an average increase in the magnitude of the gate leakage with respect to that of a uniform device. This reflects the exponential sensitivity of the direct tunnelling current.
引用
收藏
页码:2112 / 2116
页数:5
相关论文
共 14 条
  • [1] Hierarchical approach to "atomistic" 3-D MOSFET simulation
    Asenov, A
    Brown, AR
    Davies, JH
    Saini, S
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (11) : 1558 - 1565
  • [2] Asenov A, 2004, 2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, P334
  • [3] Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs
    Asenov, A
    Brown, AR
    Davies, JH
    Kaya, S
    Slavcheva, G
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (09) : 1837 - 1852
  • [4] Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations
    Asenov, A
    Kaya, S
    Davies, JH
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 112 - 119
  • [5] Gate tunneling currents in ultrathin oxide metal-oxide-silicon transistors
    Cai, J
    Sah, CT
    [J]. JOURNAL OF APPLIED PHYSICS, 2001, 89 (04) : 2272 - 2285
  • [6] Impact of intrinsic parameter fluctuations in decanano MOSFETs on yield and functionality of SRAM cells
    Cheng, B
    Roy, S
    Roy, G
    Adamu-Lema, F
    Asenov, A
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (05) : 740 - 746
  • [7] Characterization of plasma nitridation impact on lateral extension profile in 50 nm N-MOSFET by scanning tunneling microscopy
    Fukutome, H
    Saiki, T
    Hori, M
    Tanaka, T
    Nakamura, R
    Arimoto, H
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 1729 - 1733
  • [8] Analytic model of direct tunnel current through ultrathin gate oxides
    Khairurrijal
    Mizubayashi, W
    Miyazaki, S
    Hirose, M
    [J]. JOURNAL OF APPLIED PHYSICS, 2000, 87 (06) : 3000 - 3005
  • [9] Momiyama Y, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P647, DOI 10.1109/IEDM.2002.1175922
  • [10] Analytic model for direct tunneling current in polycrystalline silicon-gate metal-oxide-semiconductor devices
    Register, LF
    Rosenbaum, E
    Yang, K
    [J]. APPLIED PHYSICS LETTERS, 1999, 74 (03) : 457 - 459