Improved Domino logic for high speed design

被引：2
|
作者：
Jia, S [1 ]
Liu, F [1 ]
Ji, LJ [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
ELECTRONICS LETTERS | 2003年 / 39卷 / 08期
关键词：
D O I：
10.1049/el:20030422
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Techniques are introduced to improve the speed of Domino logic. With an inverted clock scheme, a serial transistor is removed and capacitances at the output node are reduced in the new structures. HSPICE simulation shows that over 20% performance enhancement is achieved.
引用
收藏
页码：644 / 645
页数：2
相关论文
共 50 条
  • [41] The Design of FPGA's High Speed Configurable Logic Units
    Fu, Yong
    Wang, Yuan
    Lai, Jin-mei
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 902 - 904
  • [42] Domino Logic Keeper Circuit Design Techniques: A Review
    Angeline A.A.
    Bhaaskaran V.S.K.
    Journal of The Institution of Engineers (India): Series B, 2022, 103 (02) : 669 - 679
  • [43] Pseudo Dual Supply Voltage Domino Logic Design
    Diril, Abdulkadir U.
    Dhillon, Yuvraj S.
    Chatterjee, Abhijit
    Singh, Adit D.
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 145 - 152
  • [44] Design and implement of high fan-in logic in high-speed circuit
    Chen, Xun
    Feng, Chaochao
    Wang, Yanning
    Li, Shaoqing
    Zhang, Minxuan
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 52 - 55
  • [45] High speed wide fan-in designs using clock controlled dual keeper domino logic circuits
    Angeline, A. Anita
    Bhaaskaran, V. S. Kanchana
    ETRI JOURNAL, 2019, 41 (03) : 383 - 395
  • [46] A new keeper domino logic based full adder for high-speed arithme-tic circuits
    Bansal, Deepika
    Nagar, Bal Chand
    Singh, Brahamdeo Prasad
    Kumar, Ajay
    Micro and Nanosystems, 2021, 13 (02) : 223 - 232
  • [47] A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology
    Garg, Sandeep
    Gupta, Tarun K.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
  • [48] A 1-bit full adder using CNFET based dual chirality high speed domino logic
    Garg, Sandeep
    Gupta, Tarun K.
    Pandey, Amit K.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (01) : 115 - 133
  • [49] Low-power super-threshold FinFET domino logic circuits for high-speed applications
    Bo, Hong
    Jianping, Hu
    Dongmei, Li
    Chenghao, Han
    Open Automation and Control Systems Journal, 2014, 6 (01): : 907 - 912
  • [50] An improved high speed, and low voltage CMOS current mode logic latch
    Lozada, Oscar
    Espinosa, Guillermo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 247 - 252
12345