A Dataflow-centric Approach to Design Low Power Control Paths in CGRAs

被引：4
|
作者：
Park, Hyunchul [1 ]
Park, Yongjun [1 ]
Mahlke, Scott [1 ]
机构：
[1] Univ Michigan, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA
来源：
2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009) | 2009年
关键词：
D O I：
10.1109/SASP.2009.5226330
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Coarse-grained reconfigurable architectures (CGRAs) present an appealing hardware platform by providing high computation throughput, scalability, low cost, and energy efficiency, but suffer from relatively high control path power consumption. We take the concept of a token network from dataflow machines and apply it to the control path of CGRAs to increase efficiency. As a result, instruction memory, power is reduced by 74%, the overall control path power by 56%, and the total system power by 25%.
引用
收藏
页码：15 / 20
页数：6
相关论文
共 50 条
  • [41] A multi-level approach to low-power IC design
    Frenkil, J
    IEEE SPECTRUM, 1998, 35 (02) : 54 - 60
  • [42] A Low Power Approach to Floating Point Adder Design for DSP Applications
    R.V.K. Pillai
    D. Al-Khalili
    A.J. Al-Khalili
    S.Y.A. Shah
    Journal of VLSI signal processing systems for signal, image and video technology, 2001, 27 : 195 - 213
  • [43] Leveraging Asymmetric Body Bias Control for Low Power LSI Design
    Okuhara, Hayate
    Ben Ahmed, Akram
    Kuhn, Johannes Maximilian
    Amano, Hidcharu
    2017 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS (COOL CHIPS), 2017,
  • [44] A Network-Centric Approach to Low-Power Consumption Sensor-network with Related Service Integration
    Hayashi, Takafumi
    Fukuhara, Hideyuki
    Yamazaki, Jiro
    Watanabe, Yodai
    Terazono, Junya
    Suzuki, Taro
    Miyazaki, Toshiaki
    Hisada, Masayuki
    Saburi, Tetsu
    Tokura, Hajime
    Kara, Atsushi
    Iwase, Jiro
    2012 PROCEEDINGS OF SICE ANNUAL CONFERENCE (SICE), 2012, : 1433 - 1436
  • [45] Modeling and simulation of a digital control design approach for power supply systems
    Boscaino, V.
    Capponi, G.
    Di Blasi, G. M.
    Livreri, P.
    Marino, F.
    Proceedings of the 2006 IEEE Workshop on Computers in Power Electronics, 2006, : 246 - 249
  • [46] Reconfigurable Architecture: An Approach to Design Low Power Digital Signal Processor
    Khera, Preeti
    Kumar, Ashok
    Singh, Sukhwinder
    Semwal, Sunil
    INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 433 - 437
  • [47] Design of optimal cascade control approach for LFM of interconnected power system
    Yadav, Anil Kumar
    Pathak, Pawan Kumar
    ISA TRANSACTIONS, 2023, 137 : 506 - 518
  • [48] Design of Control unit for Low Power AU Using Reversible Logic
    Aradhya, Ravish H., V
    Kumar, Praveen B., V
    Muralidhara, K. N.
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 631 - 638
  • [49] A design method for a low power equalization circuit by adaptive bitwidth control
    Tarumi, K
    Muroyama, M
    Yamaguchi, S
    Yasuura, H
    IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 704 - 709
  • [50] Power Gating Multi-Modal Design Approach for Autonomous Low Power Circuits with Sensors
    Korshunov, Andrey
    Volobuev, Pavel
    2016 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2016,
12345