A Dataflow-centric Approach to Design Low Power Control Paths in CGRAs

被引：4
|
作者：
Park, Hyunchul [1 ]
Park, Yongjun [1 ]
Mahlke, Scott [1 ]
机构：
[1] Univ Michigan, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA
来源：
2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009) | 2009年
关键词：
D O I：
10.1109/SASP.2009.5226330
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Coarse-grained reconfigurable architectures (CGRAs) present an appealing hardware platform by providing high computation throughput, scalability, low cost, and energy efficiency, but suffer from relatively high control path power consumption. We take the concept of a token network from dataflow machines and apply it to the control path of CGRAs to increase efficiency. As a result, instruction memory, power is reduced by 74%, the overall control path power by 56%, and the total system power by 25%.
引用
收藏
页码：15 / 20
页数：6
相关论文
共 50 条
  • [21] A Novel Approach towards Hardware and Software Co-Design Perspective for Low Power Communication Centric RF Transceiver in Wireless Sensor Node
    Khonde, Sanjay S.
    Ghatol, Ashok
    Dudul, S. V.
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 929 - 932
  • [22] CMOS Buffer Design Approach for Low power and Lower delay SRAM Design
    Mariyamol, P. P.
    Aswathy, N.
    1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 481 - 488
  • [23] A Practical Low-Power Nonregular Interconnect Design With Manufacturing for Design Approach
    Zhang, Hongbo
    Wong, Martin D. F.
    KevinChao, Kai-Yuan
    Deng, Liang
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 322 - 332
  • [24] Approach to design a compact reversible low power binary comparator
    Babu, Hafiz Md Hasan
    Saleheen, Nazir
    Jamal, Lafifa
    Sarwar, Sheikh Muhammad
    Sasao, Tsutomu
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 129 - 139
  • [25] A low power design approach for MOS current mode logic
    Ismail, AH
    Elmasry, MI
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 143 - 146
  • [26] Design of a Low Power CMOS Inverter with the VBB Stack Approach
    Khmailia, Samah
    Rouabeh, Jilani
    Mami, Abdelkader
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2022, 12 (04) : 8891 - 8895
  • [27] Multi-level approach to low power MAC design
    Shim, Kihak
    Oh, Ik Kyun
    Hong, Sang Min
    Ryu, Beom Seon
    Lee, Kie Young
    Cho, Tae Won
    IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, 1999, : 723 - 731
  • [28] Predicting ADC: A New Approach for Low Power ADC Design
    Wood, Nicholas
    Sun, Nan
    2014 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (IEEE DCAS 2014), 2014,
  • [29] Low power consumption technologies in electronic control system design
    Wu, Weiguo
    Qian, Depei
    Jisuanji Gongcheng/Computer Engineering, 1999, 25 (12): : 46 - 48
  • [30] Design and Implementation of Low-power SRM Control System
    Lu, Cheng-Ling
    Zhang, Gang
    Du, Cheng-Tao
    IFAC PAPERSONLINE, 2015, 48 (28): : 269 - 272
12345