A Dataflow-centric Approach to Design Low Power Control Paths in CGRAs

被引：4
|
作者：
Park, Hyunchul [1 ]
Park, Yongjun [1 ]
Mahlke, Scott [1 ]
机构：
[1] Univ Michigan, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA
来源：
2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009) | 2009年
关键词：
D O I：
10.1109/SASP.2009.5226330
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Coarse-grained reconfigurable architectures (CGRAs) present an appealing hardware platform by providing high computation throughput, scalability, low cost, and energy efficiency, but suffer from relatively high control path power consumption. We take the concept of a token network from dataflow machines and apply it to the control path of CGRAs to increase efficiency. As a result, instruction memory, power is reduced by 74%, the overall control path power by 56%, and the total system power by 25%.
引用
收藏
页码：15 / 20
页数：6
相关论文
共 50 条
  • [1] The design of a dataflow coprocessor for low power embedded hierarchical processing
    Liu, Yijun
    Furber, Steve
    Li, Zhenkun
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 425 - 438
  • [2] Network centric approach to protection, control, and monitoring for power system
    Sekiguchi, K
    Shirota, Y
    Shimoo, M
    Sugiura, H
    Kagami, T
    Nakamura, T
    ELECTRICAL ENGINEERING IN JAPAN, 2004, 149 (04) : 31 - 41
  • [3] Optimal placement of registers in data paths for low power design
    Schimpfle, CV
    Simon, S
    Nossek, JA
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2160 - 2163
  • [4] Hardware design methodology using lightweight dataflow and its integration with low power techniques
    Fanni, Tiziana
    Li, Lin
    Viitanen, Timo
    Sau, Carlo
    Xie, Renjie
    Palumbo, Francesca
    Raffo, Luigi
    Huttunen, Heikki
    Takala, Jarmo
    Bhattacharyya, Shuvra S.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 78 : 15 - 29
  • [5] Low Power Design Methodology for Signal Processing Systems using Lightweight Dataflow Techniques
    Li, Lin
    Fanni, Tiziana
    Viitanen, Timo
    Xie, Renjie
    Palumbo, Francesca
    Raffo, Luigi
    Huttunen, Heikki
    Takala, Jarmo
    Bhattacharyya, Shuvra S.
    PROCEEDINGS OF THE 2016 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL & IMAGE PROCESSING, 2016, : 82 - 89
  • [6] Design and Analysis of ALU for Low Power IOT Centric Processor Architectures
    Verma, Gaurav
    2020 GLOBAL CONFERENCE ON WIRELESS AND OPTICAL TECHNOLOGIES (GCWOT), 2020,
  • [7] Low power pipelining of linear systems: A common operand centric approach
    Kim, D
    Shin, D
    Choi, K
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 225 - 230
  • [8] An Approach for Low Power Hearing Aids Design
    Samad, Salina Abdul
    Noor, Ali O. Abid
    Hussain, Aini
    ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 477 - +
  • [9] AN INDUCTIVE, DESIGN-CENTRIC APPROACH TO CONTROL ENGINEERING EDUCATION WITH A COMPETITIVE ATMOSPHERE
    Foong, Shaohui
    Subburaj, Karupppasamy
    Wood, Kristin L.
    PROCEEDINGS OF THE ASME 10TH ANNUAL DYNAMIC SYSTEMS AND CONTROL CONFERENCE, 2017, VOL 3, 2017,
  • [10] Applications of a low power approach to structural control
    Thai, K
    Jabbari, F
    Bobrow, JE
    PROCEEDINGS OF THE 1998 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 1998, : 2574 - 2578
12345